

A MULTIPROCESS AVIONICS SYSTEM FOR AN UNMANNED RESEARCH VEHICLE



Daniel B. Thompson Control Systems Development Branch Flight Control Division

March 1988

AD-A194 806

Final Report for Period January 1987 - December 1987



Approved for Public Release; Distribution is Unlimited

FLIGHT DYNAMICS LABORATORY
AIR FORCE WRIGHT AERONAUTICAL LABORATORIES
AIR FORCE SYSTEMS COMMAND
WRIGHT-PATTERSON AIR FORCE BASE, OHIO 45433-6553

NOTICE

When Government drawings, specifications, or other data are used for any purpose other than in connection with a definitely Government-related procurement, the United States Government incurs no responsibility or any obligation whatsoever. The fact that the Government may have formulated or in any way supplied the said drawings, specifications, or other data, is not to be regarded by implication, or otherwise as in any manner construed, as licensing the holder, or any other person or corporation; or as conveying any rights or permission to manufacture, use, or sell any patented invention that may in any way be related thereto.

This report has been reviewed by the Office of Public Affairs (ASD/PA) and is releasable to the National Technical Information Service (NTIS). At NTIS, it will be available to the general public, including foreign nations.

This technical report has been reviewed and is approved for publication.

DANIEL B. THOMPSON

Project Manager

Control Systems Development Branch Flight Control Division Control Data Group

Control Systems Development Branch

HARRY M. SNOWBALL, Tech. Grp. Mgr.

Flight Control Division

FRANK R. SWORTZEL, Chief

Control Systems Development Branch

Flight Control Division

FOR THE COMMANDER

H. MAX DAVIS, Assistant for R&T

Flight Control Division

Flight Dynamics Laboratory

If your address has changed, if you wish to be removed from our mailing list, or if the addressee is no longer employed by your organization please notify AFWAL/FIGL, Wright-Patterson AFP, OH 45433-6553 to help us maintain a current mailing list.

Copies of this report should not be returned unless return is required by security considerations, contractual obligations, or notice on a specific document.

ECHIPITY C	A CCIFICA	TION OF	THIS	PAGI	į

REPORT D	OCUMENTATIO	N PAGE			Form Approved OMB No. 0704-0188
1a. REPORT SECURITY CLASSIFICATION		16 RESTRICTIVE	MARKINGS	<u>_</u>	
Unclassified					
2a. SECURITY CLASSIFICATION AUTHORITY		3. DISTRIBUTION	/AVAILABILITY OF	REPORT	
2b. DECLASSIFICATION / DOWNGRADING SCHEDU	LE	Approved for is Unlimited		lease;	Distribution
4. PERFORMING ORGANIZATION REPORT NUMBE	R(S)	5. MONITORING	ORGANIZATION RE	PORT NU	VIBER(S)
		AFWAL-TR-8	8-3003		
6a. NAME OF PERFORMING ORGANIZATION	6b. OFFICE SYMBOL (If applicable)	7a. NAME OF MO	ONITORING ORGAN	IZATION	
Flight Dynamics Laboratory					
	AFWAL/FIGL	7h ADDOCCE (C)	- Canaa and 710.C	odo)	
6c. ADDRESS (City, State, and ZIP Code) Flight Dynamics Laboratory (AF) AF Wright Aeronautical Laborato Wright-Patterson AFB OH 45433			y, State, and ZIP C		
8a. NAME OF FUNDING / SPONSORING ORGANIZATION	8b. OFFICE SYMBOL (If applicable)	9 PROCUREMEN	T INSTRUMENT IDE	NTIFICATION	ON NUMBER
8c. ADDRESS (City, State, and ZIP Code)	<u> </u>	10. SOURCE OF F	UNDING NUMBERS		
00 ADD NEDS (CIT), STORE, DIE 211 COCC,		PROGRAM ELEMENT NO.	PROJECT NO.	TASK NO	WORK UNIT ACCESSION NO
		62201F	2403	02	99
11. TITLE (Include Security Classification)					
12. PERSONAL AUTHOR(S) Daniel B. Thompson 13a. TYPE OF REPORT Final 16. SUPPLEMENTARY NOTATION Thesis results contributing to	Ian 87το <u>15 De</u> c 87	14. DATE OF REPO 1988 March processor and			PAGE COUNT 197
17. COSATI CODES	18. SUNJECT TERMS (Continue on revers	e if necessary and	identify b	y block number)
FIELD GROUP SUB-GROUP	. ,				light Control,
0.9 02	Operating Syst	•		•	-
23 06		-			
194ABSTRACT (Continue on reverse if necessary	and identify by block n	umber)			
AFWAL/FIGL is developing a new flight testing of advanced flig modular/reconfigurable airframe utilize an advanced avionics/coapplications. AFWAL/FIGL has a technologies to develop a first and a parallel backplane bus. communications protocol have be the system and the development tasks have been developed and approach taken in the development	ght control conce, will possess ontrol system to atilized its incephase prototy A multiprocessor developed an of parallel sof demonstrated. T	epts. This greater aero allow embed house experipe system cor software od tested. T tware, an aphe hardware achieved ar	new system we dynamic capaded computatence in mult mprised of merating system of demonstratent plications sand software edescribed	vill in biliti ion of iproce ultipl stem and the set of arching this control of the control of t	corporate a es, and will flight test ssor systems e microprocessors d interprocessor capabilities of parallel software tecture,
20. DISTRIBUTION / AVAILABILITY OF ABSTRACT UNCLASSIFIED/UNLIMITED SAME AS F	RPT 🔲 DTIC USERS	21 ABSTRACT SE Unclassi	CURITY CLASSIFICA	ATION	7
228. NAME OF RESPONSIBLE INDIVIDUAL	E ONC OSENS	22b TELEPHONE (Include Area Code)	22c OF	FICE SYMBOL
Daniel B. Thompson		(513) 255-8			L/FIGL
DD Form 1473 IUN 86	Provious aditions are	obsolete	CECUDITY /	CL A CCIEICA	ATION OF THIS PAGE

ABSTRACT

Thompson, Daniel B. M.S., Department of Computer Science, Wright State University, 1987. A Multiprocessor Avionics System For An Unmanned Research Vehicle.

The Air Force Flight Dynamics Laboratory is developing a new Unmanned Research Vehicle (URV) to support low cost/risk inhouse flight tests of advanced flight control concepts. Implicit to the development of the testbed is the addition of advanced on-board avionics system to computationally intensive embedded tasks. As the first phase of the development of this avionics system, a prototype multiprocessor system and operating system software have designed and tested. As demonstration of its been capabilities, the prototype implements a control mixer algorithm for control surface reconfiguration in the event failure. The analysis, design, development, and test procedures and results of the research of the prototype are described. Areas of further research in the following phases of development are also discussed.






TABLE OF CONTENTS

	Page
(1) Introduction	1
(2) Background	4
(3) Design Considerations of a Multiprocessor URV Avionics System	9
(4) Overall Goals to Architecture Specification	12
(4.1) Computation Area	12
(4.2) Interprocessor Communications Area	13
(4.3) I/O Area	17
(4.4) Resulting Configuration and Hardware Selection	21
(5) Software Specification	25
(5.1) Techniques of Multiprocessor Software	25
(5.2) Programmer Viewpoint: Tasks	27
(5.3) Analysis of Available Real Time Operating Systems (RTOS)	28
(5.4) Analysis of the Multiprocessor/Multitasking Problem in the Control Environment	31
(5.4.1) The Multiple Processor Problem	31
(5.4.2) Intertask Communications	33
(5.4.3) Control Timing	34
(5.5) URV Real Time Multiprocessor/multitasking Operating System (RTMOS) Kernel Specification	35
(5.5.1) Kernel Structures	36
(5.5.2) Task Data Exchanges and Context Switches	38
(5.6) Remaining RTMOS Features	48
(6) Laboratory Approach	53
(6.1) Processor Roard	5 2

TABLE OF CONTENTS (CONTINUED)

	Page
(6.2) Kernel Development	54
(6.3) Floating Point Hardware	56
(6.4) Applications Software Development	57
(6.5) Test Configuration	61
(6.6) Parallelization of the Ki Function	61
(6.7) Allocation of Tasks onto Multiple Processors .	70
(6.8) 8061 Hardware Design	72
(6.9) 8061 Software Modifications	75
(6.10) Hardware-in-the-Loop Simulation Configuration	75
(7) Prototype Development and Demonstration Results and Findings	79
(7.1) VME Performance and Bus Loading	79
(7.1.1) VME Access Options	80
(7.1.2) VME Bus Access Latency Effects (Theory)	81
(7.1.3) VME Bus Access Latency Effects (Measured) .	82
(7.1.4) VME Bus Access Latency Effects (Conclusions)	83
(7.2) Execution Times for Kernel Routines	83
(7.2.1) RTOS Comparisons	84
(7.2.2) RTMOS Timings	84
(7.2.3) Implications of the RTMOS Timing Data	86
(7.3) Applications Computation Times	87
(7.3.1) Sequential Limitations	87
(7.3.2) Measured Computation Times	88
(7.3.3) Implications of the Execution Time Data	90
(7.4) Timer Queue Utilization Timing	91
(7.5) Results of the Prototype Hardware-in-the-Loop	•
Simulation	92
(7.5.1) Simulation Response to Failures	92

TABLE OF CONTENTS (CONTINUED)

	Page
(7.5.2) Bo Value Errors	94
(7.5.3) Potential Resolution Problems	94
(8) Conclusions	96
Appendices	
(A1) Macro Routines Listing	98
(A2) RTMOS Software Listing	105
(A3) Applications Tasks Listing	158
(A4) Schematics	180
References	184
Vita	187

LIST OF FIGURES

Figure		Page
2.1	URV TN21	6
4.1	Interconnection of Multiprocessors	14
4.2	Degradation of Added Processor Power on a Single Bus	16
4.3	Parallel Busses	18
4.4	Interconnect of All I/O to All Processors .	20
4.5	URV Multiprocessor System Configuration	22
4.6	Distributed Shared Memory	23
5.1	Single Processor Queue Structure	39
5.2	Task State Transition Diagram	47
5.3	Layered Representation of the RTMOS	49
6.1	System Test Configuration	62
6.2	Ki Algorithm With Parallel and Sequential Parts	67
6.3	Data Flow Representation of Ki Algorithm	68
6.4	Remote Procedure Call Representation of Ki Algorithm	69
6.5	Two Processor Division of Tasks	73
6.6	Three Processor Division of Tasks	74
6.7	Layout of Wirewrap Board	76
6.8	Simulation Test Layout	77
7.1	Three Processor Division of Tasks With Timing Data	89

PREFACE

Parallel processing research is still pretty much in its infancy. Much "hype" surrounds many of the efforts to date. Promises of high performance gains with unbelievable processor utilization efficiencies are not uncommon. Still, many potential applications exist, and many varying solutions to the problems are possible.

Serious research into the technological area still needs to be performed, particularly in the programming aspect of the problem. The best way to understand the technology, and the problems that exist in the application of the technology, is to get the "hands-on" experience in the development and use of parallel systems. I am grateful for the chance given to me by AFWAL/FIGL to gain this experience, both in this thesis effort and in my normal job duties.

Many varying disciplines are involved in a development effort such as this. I thank all those persons who provided advise or help in those areas where I needed it. Not all can be mentioned here, but certainly all are appreciated. Without them, this project could not have been a success. My sincerest gratitude to:

First and foremost, Dr. Kuldip Rattan, who acted not only as my thesis advisor, but also served as consultant for the control mixer applications functions.

Tom Roesle, who helped to construct the VME rack and power

supply system, and procure the necessary parts.

Doug Roy, who provided the necessary URV and 8061 autopilot information and helped set up the simulation runs.

Dr. R. D. Dixon and Dr. Alastair McAulay, who served on my thesis committee and provided valuable advice.

And last, but not least, the current generation "Microteers": Don Pogoda, Mike Rottman, Tom Dermis, Jeff Mangen, and Vince Crum, who provided draft reviews, hardware design advice, and idea critiques; and put up with me when things went the craziest.

(1) Introduction

The Unmanned Research Vehicle (URV) in-house program at the Air Force Flight Dynamics Laboratory (AFWAL/FI), Patterson Air Force Base is developing a new research testbed to provide a wide range of capabilities in support of advanced, low cost flight testing of flight control concepts. Implicit to the development of the testbed vehicle, hereafter referred to as TN21, is the addition of avionics advanced on-board system to computationally intensive embedded tests. As it is with the rest of the vehicle, the avionics system is to be developed for high capability at low cost.

Single processor architectures, such as the one used in the current URV system, can be sufficient for basic but lack the necessary autopilot control, throughput potential for advanced embedded tests like those envisioned for future URV applications. The capabilities microprocessors and microcontrollers are rapidly improving; however, the demands on digital systems are outracing this adaptive control For example, growth in improvement. algorithms and artificial intelligence (AI) are likely to drive throughput requirements an order of magnitude or more beyond previous generation requirements. In contrast, generation processors can only be expected to be two to four times the performance of their predecessors [1,2,3]. As a result, multiple processor architectures will be required to meet the goals of advanced system needs and tests.

Multiprocessor systems are being utilized in or researched for many varied applications, including flight control [4,5,6]. The technology, though not yet mature, carries many possibilities, the most obvious being high speed computation. Many multiprocessor architectures have been proposed [7,8,9]; however, no one architecture has emerged as being superior to the others over a wide range of applications. At present, the application dictates the architecture used.

The purpose of this thesis project is to exploit advances in microprocessor and memory technology, bussing real-time multitasking operating systems systems, and techniques to develop a multiprocessor architecture appropriate for application to a URV system. This research will allow low cost flight testing of concepts which heretofore required high cost/high risk flight tests on expensive manned systems. To meet the goal, a first phase effort has been performed to develop and demonstrate a multiprocessor system suitable for use on the proposed URV. This system is a prototype, not the actual flight-worthy system. Not all aspects of the final URV avionics system have been designed and implemented. This work was focused on the main "computing engine" of the multiprocessor system and its associated operating system software. This focused, multiphase design strategy was taken to provide short term, low cost results with limited manpower. As such, development time, cost, and use of available laboratory resources were important drivers.

The prototype multiprocessor system has been developed and demonstrated incorporating near-state-of-the-art

microprocessors, coprocessors, and interconnect technologies. A real time multiprocessor/multitasking operating system (RTMOS) has been designed and implemented to coordinate the parallel tasks and data exchanges. To demonstrate the capabilities of the prototype, a set of applications tasks, implementing a control mixer algorithm for failed control surface reconfiguration, was developed.

To begin the description of the development of the research and prototype, Chapter 2 gives a background discussion of the related URV and Continuously Reconfiguring Multi-Microprocessor Flight Control System (CRMMFCS) programs. Chapter 3 covers the requirements driving the design of the multiprocessor system. Chapters 4 and 5 hardware and software discuss the design decisions respectively. Chapter 6 addresses the approach taken to develop and test the laboratory prototype. Chapter 7 concludes the technical discussion with prototype performance and demonstration results.

(2) Background

For several years, the Control Systems Development Branch (AFWAL/FIGL) of the Air Force Flight Dynamics Laboratory's Flight Control Division has been performing research utilizing Unmanned Research Vehicles (URV). Using an automotive emissions and fuel economy processor, the Intel/Ford 8061, the URV in-house program has developed a low cost digital autopilot which has provided significant size, weight, and power savings over its predecessor system. The extensive input/output (I/O) capabilities of the 8061 make it ideal as a "single chip" controller in such applications [10,11]. Included in these capabilities are thirteen analog-to-digital (A/D) conversion inputs, eight high speed inputs, and ten high speed outputs which can be used for pulse width modulated signals.

The URV has progressed to its current state as a low cost/risk in-house flight testbed for research projects at the Flight Dynamics Laboratory. However, due to the limited computational capabilities of the single 16 bit processor of the 8061, many new proposed tests must be run on a more powerful ground-based computer system, with control commands uplinked to the URV via its telemetry system. This process suffers from several limitations, the most critical being the relatively slow uplink transmission speed.

In its role as a low cost/risk flight testbed, the URV has been very successful. The capabilities of the URV system, however, must expand to meet its potential

applications if it is to continue to serve as a useful inhouse research tool. The current airframe, originally designed as a drone with specific mission requirements, is limited in performance and adaptability. The airframe is relatively heavy, causing a high stall speed. The bulkhead is such that payload and electronics space is extremely limited. The use of the 8061 allows digital autopilot capabilities to be placed in the small space available, but no expandability exists to allow for growth into more advanced embedded tests.

To correct these shortcomings, a new URV testbed system (TN21) has been initiated (Figure 2.1). The design will incorporate a modular airframe structure that will allow different configurations, such as varying wing sizes, to be implemented around the baseline design. The aircraft will be made of lighter materials and will make better use of space to create less wing loading and greater maneuverability. The design will also create a significantly larger payload bay which can support more electronics and cargo. New control surfaces and an overall improved aerodynamic design will allow for a wider range of applications to be flight tested on the URV. In short, TN21 will be designed from the onset to be a flexible tool for low cost, high payoff flight tests.

In order to make the best use of the performance and flexibility capabilities of TN21, an avionics system with greater capabilities than the current autopilot is required. The increased space for embedded electronics has opened the possibility of an advanced, yet low cost, control system utilizing multiple microprocessors and expanded memory. The




Figure 2.1

system should not only be able to handle the real time response needs of advanced control laws and the changing characteristics of a flexible and reconfigurable airframe, but must also be applicable to a wide variety of test problems. Already a wide spectrum of potential applications exists. Among these are control law reconfiguration around failed surfaces, fault tolerant hardware and software techniques, artificial intelligence, and the application of High Order Languages (HOL) such as ADA to real time control.

AFWAL/FIGL has accumulated the background knowledge and experience necessary for the development of such a system. Concurrent with the URV development work, AFWAL/FIGL has conducted research in the areas of microprocessor-based multiprocessor systems and parallel processing as applied to control and vehicle management systems. Reconfiguring Multi-Microprocessor Control System (CRMMFCS) in-house project (1980-83) produced several unique concepts in fault tolerance and parallel processing and a successful laboratory demonstration system [4]. This program has since spawned further research into microprocessor applications in flight control and related areas, including the current Advanced Multiprocessor Control Architecture Definition (AMCAD) in-house project [5]. programs laid the groundwork for this thesis research by providing valuable hands-on experience in the development, troubleshooting, and programming laboratory systems using microprocessor multiprocessor logic analyzers, and support software. emulation systems, Lessons learned during these other development efforts have

been applied to allow effective integration of the technology area to a low cost research testbed vehicle.

(3) Design Considerations of a Multiprocessor URV Avionics
System

Because of the wide range of potential applications of such a URV system, a quantifiable performance measure of the avionics system is difficult to pinpoint as a baseline. Almost none of the tests identified in the previous chapter have been formalized into planned tests to this point. From this, flexibility appears to be the critical design goal. A multiple processor configuration is desired, but the number required is a function of individual processor capability, communications throughtput, and applications computation requirements. Without the last, the best design is the one that allows for minimal multiprocessor configurations with growth potential to meet needs.

• KTONING PERMINE SEEDEN - PERMINE PERMINE STATES - PERMINE - PERMINE - PERMINE - PARMINE - PARMINE - PARMINE

Size, weight, and power often drive the limits growth potential. For the TN21 system, however, these aspects have minimal impact. The available electronics space has been approximated at 9 inches by 34 inches by 11 inches. microprocessor, memory, and interface densities allow considerable computing power to be in the available space. The on-board power system will able to supply more than 50 amps at 24 volts, and again, current device technology allows operation well below this constraint. A design constraint for weight is currently unavailable. However, all indications are that the weight of electronics and packaging filling the available space will be within the limits of the aerodynamic design.

The input and output (I/O) requirements perceived for TN21 do not increase significantly over those of existing URV. Although the figures will vary due to changing configurations, the baseline requirement is 8 analog sensors and 10 pulse width modulation driven servos. used in the previous URV system contains processor internally the capabilities to handle the I/O requirements of the new system. As will be addressed further in the next chapter, the problem with using the 8061 as the processor type for the multiprocessor is its lack of general purpose applicability. Without floating point support, operating system aiding instructions, and a conventional memory interface, the 8061 lacks the capabilities to make it a flexible computation base in a multiprocessor environment.

Reliability and safety are concerns in a design such as this. In manned systems, fault tolerance is required to ensure safety of flight and to avoid the loss of expensive systems. The URV is a unique flight test bed in that the airframe and equipment are relatively inexpensive. aircraft are flown in controlled areas where risk minimized. A full suite of fault tolerance mechanisms, including the capability to maintain testing after computing resources fail, is an overly optimistic, if not self defeating, design goal. The inclusion of a complete set of tolerance mechanisms would only serve to drain fault available resources and drive the design and utilization costs to an unacceptable level. Still, the use of more complex, multiprocessor configurations creates a greater chance of individual component failure. As with the previous URV system, the answer lies in a fail safe mechanism which allows the pilot of the vehicle to regain direct control of the vehicle in an unassisted mode of operation or degrade the aircraft control to a slow, circling return to the ground. As such, the design criteria allows for a means to bypass the multiprocessor system upon detection, by the system or pilot, of a failure in the control system.

summary, the multiprocessor system should flexible to meet changing airframe and test configurations, utilize processors of general purpose applicability, only a minimal set of fault capabilities. Most importantly, however, the system must provide efficient, high speed computing at a low overall system development and maintenence cost. By meeting these requirements, the multiprocessor avionics system will support the goals of the new URV research testbed.

(4) Overall Goals to Architecture Specification

The three basic areas comprising the avionics system can be categorized as computation, interprocessor communications, and I/O. This statement is not to imply that the three areas need be distinct; in fact, in some implementations quite a bit of overlap exists. In this design, however, the areas are best handled separately. The following sections describe the specification of the three areas and the resulting TN21 multiprocessor configuration.

(4.1) Computation Area

The use of the URV as a general test-bed for cost/risk flight testing dictates the use of a homogeneous set of processors of a type that can handle a wide variety of jobs. The baseline requirement includes capabilities to handle real time operating system functions, 16 or 32 bit integer processing, floating point operations, logical bit manipulations, and a variety of memory addressing modes. These are not difficult criteria to meet; in fact several current, readily accessable microprocessors exist which contain the above capabilities. Examples include the Motorola 68000 family, the Intel 8086/286/386 family, the National 32x32 family, and the Zilog Z8000/Z80000 family. To complicate matters, none of the acceptable microprocessor families has a clear technologicial advantage over the others as applied to the wide range of applications. The 8061, however, does not meet the stated goals. The chip was

designed for microcontroller applications, not for general purpose computing.

As a result, the processor of choice was picked due to the development support available in the Microprocessor Laboratory at AFWAL/FIGL. This facility utilizes MC68000 incircuit emulators and logic analysis capabilities in a variety of programs and has assemblers for the development of MC68000 code. The use of these capabilities eases the development cycle and results in a more reliable designs which take less time to develop. The choice of the MC68000, therefore, provides the required capabilities while allowing for low cost development.

(4.2) Interprocessor Communications Area

Many schemes have been developed or proposed for the interconnection of multiprocessors [7,8,9]. These range from a simple, single bus to a complex, multiple interconnection network. Figure 4.1 shows some of the possibilities. Intuitively, the development of a system for a URV would not include a complex, difficult to develop and test, interconnection scheme. In fact, the wide availability of commercial busses and parts leads to the choice of a bus. Two questions must first be addressed before finalizing this choice.

The reliability of a single thread bus can be seen as a potential problem. However, as addressed in the previous chapter, multiple redundant channels of communication, providing a fault tolerant capability, are not required in this URV system. Although a commercial bus with multiple processors attached is more likely to fail than the single

Comments	Commercially available in complete packages	Some parts available	Complicated bus transceivers, some parts available	Not practical with more than a few processors	Requires transceivers with forwarding capability	For low arbitration situations, otherwise complexity is too high
Complexity	Low	Med	Med	Med- High	Med- High	High
Specifics	Arbitration reg'd ex: bus request/ grant	Arbitration reg'd ex: token passing	Active bus components	Serial (n-1) per proc	Serial log(n) per proc	Butterfly Multiple levels Shuffle of switches
Subtype	Parallel	Serial	Ring	Fully Connected	Hypercube Serial log(n	Butterfly Shuffle
Interconnect Scheme	Busses		Links			Networks

Figure 4.1

processor URV system of before, a fail-safe mechanism bolth around the multiprocessor "network" can provide the reliability required.

A more troubling question involves a common concern single bus multiprocessor systems: transfer bottlenecks. It is commonly accepted that a practical limit exists on the number of processors attached to a single bus. Beyond this limit, the addition of more processors degrades, rather than system performance by forcing more resource improves. sharing. Even before this limit is reached, degradation of added processor power can be significant. Figure 4.2 shows a realistic graph of processor numbers versus effective processing power. Note that the ideal limit is a linear increase in processing power with increased numbers of processors. This situation is not reached in practice for a variety of reasons; the overhead of achieving parallel interactions being a major cause. The result is a reduction the added percentage of processor power as processors are included in the system. However, if the number of processors attached to a single bus is kept low enough and the speed of the bus is sufficient, a single bus be used to support multiple can processors. parallelism may not be achievable, but effective gains computing power can be realized.

Given the sizing limits from the previous chapter, six to eight processors appear to be the practical upper end for the number of processors to be used. This limit would appear to be sufficient for all forseeable URV embedded applications. Keeping the granularity of computation to a




Figure 4.2

coarse grained level with transfers kept to a minimum, six to eight processors can be used practically in the URV system with a single bus interconnect.

As with the choice of processors, there are multiple, readily available options for parallel busses (Figure 4.3). None of these options is unworkable with the MC68000. However, the VME bus is the most compatible, being developed by Motorola with a protocol almost identical to the MC68000. Also, far more available components based on the MC68000 exist for the VME bus than there are for any other parallel bus. The VME bus meets the requirement for high speed transfer with a near state-of-the-art 40 Mbytes per second peak transfer rate [12]. The bus specification also includes features of access fairness and interprocessor interrupts. The asynchronous transfer protocol allows the addition of components which operate at different speeds than the bus itself. This feature can be useful in an environment where flexibility is desirable. Also, industry acceptance of the bus has led to wide availability of parts, boards, assemblies. Of the other bus options available, Multibus II appears to have the wide industry acceptance, capability, and availability of components of the VME Comparisons of the two busses in industry publications [12,13,14] have produced no clear advantages for either. As such, the choice of processor led to the choice of the VME bus for the URV multiprocessor prototype.

(4.3) I/O Area

The introduction to this chapter described the I/O

Parallel Bus	Address Width	Data Width	Type 1	Mult'.plexed	Multiprocessor Capability
VME	16/24/32	8/16/32 Async	Async	No	Yes
Multibus II up to 32	up to 32	8/16/ 24/32	Sync	Yes	Yes
Multibus I 8/16/20/ 8/16	8/16/20/ 32	8/16	Async	NO	Yes
NuBus	32	32	Sync	Yes	Yes
S-100	16/24	8/16	Async	NO	Yes
IBM-PC	20	8	Async	No	No

Figure 4.3

section as a separate, distinct unit. I/O capabilities could be merged into the processing modules of the multiprocessor, but this is not practical from a number of standpoints. First, connection of all I/O devices (sensors, actuators) to (Figure 4.4) becomes all processors cumbersome. and expandability is quickly inhibited. Dedicating certain I/O devices to certain processors limits the flexibility of processor utilization. This configuration could also hinder expandability and the programmability of the system. the inclusion of I/O capability, such as analog-to-digital converters, would severely complicate the processing module hardware; creating more hardware for no corresponding gain in processing capability. Usage of the 8061 could solve this however, as stated previously, the 8061 problem; basically unsuitable as the computation area processor-type for the multiprocessor system.

A more acceptable solution is to separate the I/O area from the main computational area. Although the 8061 is not suitable for a multiprocessor environment, interface to the VME bus is still possible. The solution, therefore, is to connect all I/O to an 8061 module (or multiple modules if needed) and program the 8061 to supply the multiprocessor system with digital inputs through the VME bus. Outputs from the system can then be sent back along the bus to the 8061 for pulse width modulated output to the servo actuators.

One byproduct of this choice is that it provides a possible solution to the fail safe operation considerations discussed above. If provided with a "bare-bones" autopilot function in reserve, the 8061 can be commanded by the pilot




Figure 4.4

to take control of the aircraft in the event of a failure in the multiprocessor section. In this scenario, all tests would be terminated and the vehicle would be returned to the ground safely. This mode provides a reliability no worse than that of the current autopilot.

(4.4) Resulting Configuration and Hardware Selection

The resulting hardware configuration is shown in Figure 4.5. As noted in Chapter 1, the main design drivers for the prototype were development time and cost. These drivers dictate the use of available parts where possible. The decision made was to purchase as much of the hardware preassembled as possible to limit debugging time. MC68000 processor boards with VME interface were purchased [15]. These boards contain 512 Kbytes of zero wait state dual ported dynamic RAM accessable from the VME interface as well as the MC68000 resident on the board. The boards also include 128 Kbytes of EPROM and an interface connector through which a wire-wrap board can be attached for hardware expansion. A VME backplane, rack assembly, and power supply were also purchased.

The dual ported RAM sections on each board provide the means for interprocessor communication. Since each section can be set up to be addressed in a different memory range on the VME bus, the concatenation of the sections creates a distributed version of a shared memory. Figure ...6 shows the logical view of the VME addressable memory area.

The selection of boards utilizing this communications technique was not arbitrary. Experience with multiprocessor




Figure 4.5




Figure 4.6

AND BELLEVIEW OF THE PRODUCTION OF THE PRODUCTIO

system software at AFWAL/FIGL has indicated that shared memory techniques represent a simpler view to the programmer and provide the same with more flexibility than message passing (or point to point) techniques. One example of the flexibility possible is the capability for an any-task-onany-processor programming model. This capability allows the programmer to design the parallel software without specific details of the architecture, such as the number of processor 5 will address this shared modules. Chapter capability. If required, however, a message passing logical view can be set up over a physical shared memory design the use of mailboxes or other similar data structures.

(5) Software Specification

The software for the TN21 avionics system intersects with two often distinct areas of software development: real time control and multiple processor operating systems. The commercial market contains skeletal real time operating system kernels which are usually designed to operate on a single processor. Development of multiprocessor operating systems are often taken with more concern towards keeping processing elements busy with some portion of the task loading and coordinating exchanges of messages than towards the rapid response to asynchronous events or the strict periodic sample/compute/output cycle of real time control. The software development of the URV multiprocessor system has been focused towards applying real time operating system techniques in the environment of a multiprocessor system.

(5.1) Techniques of Multiprocessor Software

Multiprocessor software can be viewed in many ways. In the simplest case, each processor can be given a distinct job to perform, with little or no interaction with the other processors of the system. Each processor's job is a separately specified and developed piece of software code. An example of this is a multiprocessor system supporting batch processing of user programs. Each program submitted can be allocated to a separate processor. This method is dependant upon separate, independant threads of computation, and often results in inefficient use of processing

resources. Some processors are idle, waiting for work, while others are busy performing jobs which conceivably could be subdivided.

From this simple case, many extensions are possible. One is the static assignment of sequentially ordered jobs per processor. Instead of having each processor perform a single, complete job, each now may participate in multiple threads of computation by executing subsets of these threads. This brings the interactions closer to true parallel processing and allows for more even processing load distribution. The interactions of are still preplanned according to the processors scheduling. Execution of program sections is determined before run-time, forcing the programmer to be the scheduler. Code execution time is another consideration the programmer has to be concerned with, so that exchange windows can be met. Although efficiency of processor utilization is made better, coding is much more difficult.

Single processor multitasking operating systems can provide the basis for another option. These have been used extensively for real time control and can provide for the efficient and timely scheduling of jobs. The question is how to extend this type of model to multiple processor systems.

Two methods used are either to utilize a single queue of tasks or a single task resource manager from which the jobs can be obtained. The latter case can be considered a form of master/slave processing, where one processor of the system is dedicated as a distributer of tasks to the other processors. The former case requires a shared memory with mechanisms for insuring uninterrupted access by processors

to the queue during task acquisition. Neither of these cases really follows directly, in implementation, from the single processor multitasking model.

If each processor is given its own queue of tasks to perform, the single processor model can be used. The question to address is how tasks are distributed to the individual queues. The assignment may be static and determined during programming, or dynamic and changeable during execution. Also, given that the tasks may not be prescheduled for exchanges, how are interactions coordinated?

(5.2) Programmer Viewpoint: Tasks

A task is a unit of software which may operate in parallel with or sequentially in coordination with other tasks. The code may be thought of in the same general terms as a module or subroutine in conventional programming. A multitasking operating system provides for the scheduling of multiple tasks for the effective operation of the system.

Tasks are not often independent. They interact with other tasks to acquire data, and to enforce cause and effect relationships. The division of a problem into a set of tasks, therefore, is similiar to the division of a conventional program into a hierarchy of subroutines. Software is organized into modules of logical relevance, and their interfaces to, or interactions with, other modules are specified. The difference with tasks is the additional factor of time. Certain tasks can operate at the same time, while others operate in some ordering defined by task

interactions. A mechanism to enforce data exchanges according to the interaction specification is required.

The above discussion addresses the division of a problem into tasks with interactions defined. The mapping of tasks to processors was intentionally left out. If the system is comprised of a set of homogeneous processing modules, and if a shared memory architecture is used, a task can be made to run on any processor. Interactions are made to the shared memory, not to specifically addressed processors. With these assumptions, the programmer can design the tasks and interactions without any knowledge of the number of processors or specific assignment of tasks to processors. This any-task-on-any-processor scenario eases the software development for the multiprocessor by allowing the programmer to concentrate on the tasks and interactions required, not the architecture used.

(5.3) Analysis of Available Real Time Operating Systems (RTOS)

Given the desire to use off-the-shelf components where appropriate, an analysis of existing RTOS's [16] was required. Four packages developed for use in MC68000 systems were chosen: VRTX from Ready Systems [17], MTOS68K from Industrial Programming Inc. [18], RMS68K from Motorola [19], and PSOS/PRISM from Software Components Group [20,21]. The most interesting result of the study was that the user interfaces in these packages vary little from one to another. The main differences in the interfaces occur in the communication and synchronization primatives. These primatives will be discussed first, then discussion of the

common functionalities will follow.

CONTRACT TO STANDARD OF CONTRACT CONTRACTOR

Three basic data structures are used. The semaphore is probably the most studied and written about construct mutual exclusion and intertask synchronization. simplest form, a semaphore is a "flag" on which operations can be performed. The "P" operation will allow processing to proceed if the flag is in the "pass" state, but "stops" processing otherwise. The semaphore can be used to protect a resource, or insure mutual exclusion. One task sets the flag and proceeds to use the resource. Another task which attempts the "P" operation after this point will encounter the "stop" state, and as such, is prevented from proceeding in using the resource. When the task is done with the resource, the second operation, "V", is used to set the flag back to the "pass" state so that a waiting task can use the resource. Other variants of semaphores exist, including counting semaphores which are used to manage multiple resources. [22,23] provide more complete descriptions of semaphores and their variants.

Event flags are groups of simple flags. Each flag signals whether a particular event has or has not occured. Processes can wait on event flags much like for semaphores, although operations such as "P" and "V" above are not defined specifically for them. What characterizes event flags is the ab lity to combine waiting on multiple event flags simultaneously with "AND" and "OR" operations.

Mailboxes are a higher level construct. Although providing a wait-on capability like for the structures above, mailboxes also provide an inherent means to pass

data. A "post" operation to a mailbox is similar to the semaphore's "V" operation, except that a pointer (or unit of data) is stored as a part of the operation. A "pend" operation corresponds to the "P" operation, with the addition of receiving the previously stored pointer (or data).

PSOS and MTOS utilize all of the above constructs; and, as such, provide the most flexibility to the user. VRTX only provides support for mailboxes. The argument given for this is that the functionality of event flags and semaphores can be emulated with mailboxes [24]. The use of a single structure provides a common interface to the programmer. RMS68K only supports semaphores.

Most of the user interface functions are common to all of the above packages; the specific operations on the data structures above being the primary exception. Typical functions include task creation, deletion, suspension, and resumption; memory management; get and set system time; and modify task priority. All use basically the same task state model and utilize a real time clock or counter which is accessable by the user.

The most important characteristic for this study, however, is the support for multiple processors. RMS68K, as described in the literature, does not address this capability. VRTX does not support multiprocessors directly; however, Ready Systems does describe a way to utilize their single processor product on multiple processors with shared memory and interprocessor interrupts [25]. MTOS supports multiprocessors, but the method is for systems utilizing shared memory in a "tightly coupled" fashion. The multiple

processors acquire their tasks from a single (central) Software Components Group uses a modular, building block approach to their package. PSOS is the multitasking kernel located on each processor in the system. additional package, PRISM, is added multiprocessor capability. Like MTOS, PRISM requires a bus architecture and shared memory. based Interprocessor interrupts are desired, however, polling can be used if they are unavailable. Tasks communicate by "datagrams" which are queued up in each processor. Tasks need to have knowledge of the destination task's processor identification number. This requirement is actually transparent to the application programmer through the use of a "qlobal name server" which converts a logical "name" to physical address, however, it appears that the "server" must be updated when tasks are assigned to processors.

(5.4) Analysis of the Multiprocessor/Multitasking Problem in the Control Environment

(5.4.1) The Multiple Processor Problem

Of the above, PSOS/PRISM and VRTX appear to correspond the best to the model required. Interestingly, both sets of literature indicate that two techniques are possible to accomplish the multiple processor communication and synchronization: interprocessor interrupt and polling [21,25]. To explain the need for either of these techniques, consider the following scenario. A task on processor n is waiting for data from another task. Let us assume that this

task is resident on another processor m. If each processor has its own set of task queues and the task on processor n waits for the data (either by going to a wait gueue or polling), how does the task on processor m signal to the other task that the data is ready? This situation is complicated further if the task on n is put to "sleep" waiting for the data, allowing another task to use processor. In the single processor multitasking model, process is accomplished via an operation, such as "V" above, that will free the waiting task from the wait queue once the data is available. Across multiple processors, however, one processor should not have access (modification rights) another's task queues. Some sort of signal, such as interrupt, is required for one local kernel to indicate to another that this operation needs to be performed and which task is to be signalled.

Interprocessor interrupts provide the most direct way to accomplish this. An interrupt service routine on each processor can be set up to act much like a local operation. Limitations exist, however. The interrupt scheme in hardware must be any-to-any in order to support the anytask-on-any-processor scenerio. Also, knowledge of a "consumer" task's processor must be available in order to activate the proper interrupt. Interrupting all processors in a broadcast manner is wasteful and inefficient. knowledge that is required does not preclude the desire for any-task-on-any-processor, but does create a need for a method to tag tasks with a processor identification number when they are activated on that processor, and to make this available as part of the communications/waiting process.

Polling, as the alternative to interrupts, is often discarded quickly as being inefficient. A task that is waiting for data, and stays on the processor or ready task queue while waiting for a data available indication, would appear to waste precious processor time busy waiting. Also, the context switch time in repeatedly bring a polling task onto a processor, then removing it when the data is unavailable, can be significant. In short, the disadvantages involve multiple passes through the processor while polling, each with a costly context switch time. The advantages include a much simpler means of implementing the any-task-on-any-processor scenerio, without any regard for processor identification.

The two methods above assume a coordinated transfer of data between tasks. Prescheduled tasks with timed transfers, as discussed earilier in this chapter, is an example of an exchange technique without coordination, or handshaking. This technique requires much programmer precompilation knowledge of execution time and task/processor placement.

(5.4.2) Intertask Communications

Several levels of coordinated transfers can be used. The simplest case involves a basic flag which signals when data is ready. This unilateral rendezvous [24] has only the consumer of the data wait in the exchange. Producers can update at any time and do not wait for the consumer to respond. Bilateral rendezvous involve both producers and consumers waiting until both are ready. The bilateral transfer provides the most reliable exchange since it is

assumed that both sides of the transfer are active and meet during the same time window. Unilateral transfers require much less overhead to effect the exchange.

(5.4.3) Control Timing

Digital real time control systems usually are characterized by two types of processing: interrupt driven, asynchronous response to external events and/or periodic sample/compute/output sequences. The latter case is of primary concern in the case of the URV system. The resultant requirement is for a means to schedule tasks on a strict periodic basis. Two methods have been identified to handle this situation. The assumptions made from the previous discussions are that tasks are coordinated in a rendezvous-like fashion and that a separate I/O section exists to provide the tasks with input data and to take task outputs to convert to servo actuator signals.

In the first case, tasks can be ordered in a dataflow-like manner in which the output of one task is required before another can start. The processing of a task, therefore, is characterized by one or more sequences of: receive inputs, compute, send outputs. The I/O section can be programmed to handle interrupts or loop in a timed manner to sample data. The I/O section then makes a rendezvous with the first computational section task (or set of tasks) in the control law computations. This task then "fires" other tasks, and so on. When the tasks complete, they go into a wait loop, awaiting the next rendezvous to start again.

An obvious problem with this case is that tasks are spending precious processor time waiting for a rendezvous (a

polling type of situation) in order to start the next computation. A better method is to utilize a special wait queue to hold tasks for a specified period of time. This method requires a timer or counter function to be available in the kernel. The kernel monitors the queue and the timer to determine when tasks are to be removed. Task periodicity is then accomplished by placing the tasks on the queue once their computation is complete. Once there, they are suspended for a specified period of time (the period of control computation) until the kernel removes them. The dataflow-type rendezvous method of the first case can then be used to insure proper task sequencing.

(5.5) URV Real Time Multiprocessor/multitasking Operating System (RTMOS) Kernel Specification

Although PSOS and VRTX may have been suitable for use in the URV multiprocessor system, several factors led to the decision to design and develop a multitasking kernel instead of purchasing one. Cost was one such factor. [16] gives typical price information. Note that source code, far more costly than object code, is required if modifications are The most critical factors were the learning curve porting-to-target times. Unlike an off-the-shelf processor board, a commercial RTOS is not usable when it arrives. The software must be ported to the target processor system by providing the software "hooks" between provided code and target resources, such as RAM and timers. The ccde may also require transfer to new ROM chips to accomodate the target board design. The time taken to port

the new code and learn how to interface to it is significant; much more than setting up an off-the-shelf processor board. Because of these factors, a short study investigated those features needed in the URV kernel. The results of the study were that the functions required were fewer in number than commercial RTOS's and not difficult to implement, and that an in-house developed kernel would provide the flexibility and ease of use required. Upon development of the kernel features, as discussed below, a further discovery was made that performance improvements could be realized by tailoring the kernel to the application and target hardware. The output of the resultant development effort was the URV Real-Time Multiprocessor/multitasking Operating System (RTMOS), a kernel which identically on each processor in the system with the added capabilities of multiprocessor interactions and synchronization.

(5.5.1) Kernel Structures

This section describes the resultant kernel and intertask communications specification for the URV RTMOS. To begin, let us review the underlying hardware structure. The computational section is comprised of a set of MC68000 processor boards interconnected by a VME backplane bus. The basic means of interprocessor communication is shared memory comprised of the uniquely addressable dual port memory segments on each processor board. An interprocessor interrupt capability is specified for VME and can be implemented as any-to-any. However, the interrupt scheme requires knowledge (processor number or address) of the

destination of the signal. On each board is a resident MC68681 DUART chip to be used for serial communication between the processor board and an external terminal. This chip also contains internal timers.

As discussed earier, the single processor multitasking kernel model is used as a baseline. This means that each processor has its own set of task queues. The queues are loaded with some subset of the total set of tasks. Any task can operate on any processor without modification or precompilation knowledge of its own or any other task's processor. This allows the set of tasks to operate on one or any number of processors by simply loading the tasks queues of each processor available with some subset.

In the single processor multitasking model, a task ready queue is used to hold and order tasks awaiting processor execution time. Priorities are generally associated with tasks so that ordering of the queue will reflect the relative importance or any time constraints of the tasks needing processor time. The URV RTMOS kernel builds upon this basic structure.

In addition to the ready queue, a timer queue is used. This queue, described in the previous section, is used to hold tasks for a specified period of time. The queue is ordered by release time rather than by priority. This ordering allows easy scanning for task release time since the search proceeds only from the front entry to the first which is not ready to be released.

The use of a timer queue requires a timer or clock function to be implemented within the kernel. The DUART chip

mentioned above allows for this to be added. The chip can be programmed to interrupt the processor at periodic intervals. In the URV RTMOS kernel, this interval was chosen to be one millisecond so that control loop or task frequencies of up to 1000 Hz can be implemented. The interrupt routine, referred to as the tick function, updates a location in memory as a counter. This location is used as a clock relative to system start-up. All task timings are based upon this clock.

A diagram of the queue structure of a single processor is given in Figure 5.1.

(5.5.2) Task Data Exchanges and Context Switches

Task data exchanges are handled via a variant of a unilateral rendezvous. The data structure used in the exchange is based upon the mailbox concept described above. The structure is comprised of four parts. The first part is a simple semaphore which is used to ensure mutual exclusion over the rest of the construct. The second part is a flag which enforces the producer and consumer relationship of the rendezvous. The third variable is a count of data words to follow in the structure. As such, the data being passed in the exchange comprises the fourth part.

Like the unilateral rendezvous described previously, the URV RTMOS utilizes exchanges where only consumers of data wait. Before waiting, a timeout clock value is recorded so that the wait time is bounded. The difference from the basic unilateral transfer comes in the use of the second piece of the data structure, the producer/consumer flag.




Figure 5.1

This flag has three states: producer's turn, consumer's turn, and failed exchange. The first two states are self-explainatory. The last is used in the event of a timeout or some other failure event. If the consumer detects a timeout, it can signal to the producer, through the flag, that data was not received within the prescribed time window. In this way, late producers or late consumers are detected and transfers cease until corrective measures are taken to "resynchronize" the tasks. This process will be addressed later.

As mentioned previously, polling is often considered to be an undesirable option in multitasking systems. reasons for this include costly context switching times and "clogging" of the ready queue. Generally, a context switch involves a switch to the executive (via a jump, subroutine call, or software interrupt), a saving of the state of the current running task (its context), the removal and storage elsewhere of this task, and the acquisition of the next ready task. This new task's state is then restored and control transferred back to the user task mode of operation. In terms of the MC68000, which of these components are the most costly? Queue management, for simple queues such as described above, does not require extensive processor time. Mode changing and state saving/retrieving can, however. The commercial packages described earlier change from user to executive mode with a TRAP (or software interrupt) instruction. The cost is in the partial storage of the processor state taken by the MC68000 upon interrupt; and this process is performed each time a system function is

called.

The task state storage/retrieval is the main concern in context switches. The MC68000 has sixteen 32-bit internal registers. Since the kernel has no means of determining which registers the exiting task is using, it must save all of them. This makes polling undesirable since one failed polling attempt results in 32 words of data (minimum) to be stored, then later retrieved.

Two flaws exist in the techniques described above. First, a TRAP should not be performed each time a data exchange is to be made. The purpose for the TRAP is to force the processing into the kernel for proper and hidden access to RTMOS resources such as the task queues. Having the kernel also preside over data exchanges forces unnecessary overhead. Other options exist to hide data structure details from the applications programmer. These will be discussed later.

The other flaw is the storage/retrieval of all registers each time a polling iteration occurs. The context need only be stored and restored once. The task's registers can be saved at the first failed poll and be retrieved only after the poll is successful. In between, the registers are not used. Also, since the kernel is unable to determine on its own which registers are being used, a less brute force solution is to have the task specify the registers in use; or better yet, make the task save its own registers. This option is possible if a task's stack pointer points to within its own Process Control Block (PCB), a data structure used by the kernel for task information storage and queue linkage. Again, this process can be made transparent to the

applications programmer without putting the burden, and the overhead, into the kernel.

can be seen from the discussion above, functionality of the kernel has been limited basically to the management of the multitasking queues (ready, timer) and the handling of interrupts. How do we keep the burden of underlying communications data structures and polling from the applications programmer without placing it within the In the case of the URV RTMOS, where assembly language has been used in the initial stages of cole development, macros are one possibility. Macros provide a generic unit of code with "gaps" in which specific instantiation information can be placed. In place of section of code which implements a polling sequence on a particular data structure, a macro instruction can be used. Parameters in the polling macro instruction specify the data structure name (label), the registers in use, and the source or destination of exchange data. Macro instruction libraries can be supplied to applications programmers as easily as system functions implemented as TRAP's. In effect, macros similar to additional, higher level instructions are provided for use by the applications programmer. In higher order language implementations, special procedure calls can be utilized for the same purpose.

To demonstrate, the macro instructions for the producer and consumer polling will be discussed. First in algorithmic form:

```
Producer
```

```
P[var(sem)]
If var(P/C) <> C then
   Report Error to System
   var(P/C)=C
Else
   Put var(data)
   var(P/C)=P
End if
V[var(sem)]
```

Consumer

```
P[var(sem)]
Save registers
While (var(P/C)=C) and
 (not timeout) do
   V[var(sem)]
   Wait
   P[var(sem)]
End while
If var(P/C) = P then
  var(P/C) = C
Else
  var(P/C) = F
  Report Error to System
End if
Get var(data)
Retrieve registers
V[var(sem)]
```

Note that the algorithms handle the mutual exclusion over the data structure, the storage/retrieval of specified registers, the checking/updating of the producer/consumer flag, the monitoring of exchange timeouts, and the transfer of data to and from the exchange data structure. Only the "Wait" operation is an actual call to the kernel. The rest algorithm is actually performed user (applications) mode, but is hidden in source code from the applications programmer by the use of macro instructions. This programmer would implement a consumer poll with the macro instruction c.poll such as in the following example:

```
c.poll tasklink,d0-d3/a5,mydata
```

The source code to c.poll and the corresponding p.poll macro are included in Appendix (A1).

The question remains on whether polling is a viable option. Context switch times have been reduced (as will be discussed in a later chapter). Kernel calls have been reduced in number and have been made simpler. The implementation of any-task-on-any-processor is also simplified. Still, the potential problem of polling numerous times before succeeding is troublesome. The answer may lie in the proper use of the timer queue.

33333 SEESS 553 DEES

The situation to avoid when polling is to have of data begin waiting much before the producer able to have it available. In other words, the desire is for means to appropriately "order" producers and consumers. extreme of having the applications programmer time tasks in advance has been previously discarded. schedule However, the ability exists to stagger the release times of tasks from the timer queue such that tasks at the the "front" of a thread of computation are released before those at the "end". This staggering need not be precise; in fact, indeterminacy of the queues' orderings makes this extremely difficult, if not impossible. However, the desire is only to reduce polling to one or a couple of tries. the timer queue described above, this situation does not appear difficult to realize. Experience in actual usage required to demonstrate the practicality of polling with timer queues.

Another feature has been built into the RTMOS to limit the burden on the applications programmer. To prevent the programmer from having to design in points to release the processor to other tasks in order to create fairness, processor time slicing was added. This feature will automatically switch out tasks which hold a processor for an extended period of time. In this way, long running tasks, such as those with multiple nested loops, can be run without "starving" other tasks on the processor. Not all tasks or sections of code within tasks should be time sliced, however. An example is the polling macros above. during one of these macros, a task will hold "ownership" of the semaphore, and likewise the variable, while the task is reawaiting processor time in the ready queue. To prevent this and other similar situations, each task PCB contains a time slice inhibit flag. System functions which turn on and turn off the time slicing priviledge are used around sections of code where a slice can cause problems to occur. For example, these functions have been incorporated into the macro instructions previously described. The flag can also put in the inhibit state at initialization and untouched. This feature permits an "unsliceable" task.

The resulting user interface to the kernel is comprised of seven system calls: release (or exit), release-on-poll, sleep, terminate, report-to-system, slice-on, and slice-off. Release and release-on-poll cause the current running task to be removed from the processor and placed at the end of the ready queue. The next ready task is then assigned the processor. In release-on-poll, additional functions are performed particular to a polling task. Sleep does the same as release except that the previously running task is placed into the timer queue rather than the ready queue.

Terminate does not place the previous task on any queue; as a result, the task effectively "dies" rather than

is suspended, where reactivation is assumed. This function is used for nonrecurring tasks which are started up at initialization or by the RTMOS at certain times for single run operation. One case where this may occur is when a task makes a report-to-system system call. The report-to-system call is used to report error conditions, such as timeouts, to the RTMOS so that corrective measures can be taken. An example of a single run task which may be started upon a report of timeout is one which will sample the individual clocks of each processor of the system to detect any significant disagreement. This task may in turn report the findings to the system for further corrective actions.

The overall structure of the kernel has now been presented. A corresponding task state transition diagram is given in Figure 5.2. Note that the states of the URV RTMOS tasks resemble those available in the commercial packages surveyed above.

One final topic in the context of the kernel merits discussion. Task code is static, ROMable, and reentrant. To activate a task or instantiate multiple copies of a task, task PCB's are used. These structures form the run-time representation of tasks. A task PCB contains a task's context when it is not running, its stack, queue linkage pointers, status flags, timeout information, and a pointer to the task code. To activate a task, a PCB is loaded with the appropriate initial task data and linked to the appropriate queue. To activate multiple tasks, multiple PCB's pointing to the same task code unit are created. Task code is either structured in an infinite loop, or contains a terminate kernel call. Appropriate processor release calls




Figure 5.2

are either programmed in; or time slicing is enabled, allowing the kernel to automatically remove the task at periodic intervals. Examples of tasks can be found in the source code listing in Appendix (A3). Their associated PCB's are given with the source code for RTMOS in Appendix (A2).

(5.6) Remaining RTMOS Features

The kernel is just one part of the URV RTMOS. Figure 5.3 shows a layered representation of the RTMOS, features, and its relationship to applications tasks. The only part of the RTMOS not addressed to this point is system tasks which it employs. System tasks are different than applications tasks in that they are basically a part of the RTMOS, are always resident in each processor, and may have knowledge of their own processor. The reason why these are discussed last is that only a couple of system tasks have been designed and used in the URV multiprocessor avionics prototype. The first system task reports system errors to a terminal for diagnostic purposes. This task is initiated by the report-to-system system call. Because of the simplistic nature of the task, it will not be discussed in further detail.

Another system task implemented in the prototype interprocessor provides important synchronization an function. Without this capability, the individual processor clocks can skew. Since these clocks determine task release times from timer queues, skewing can create producer/consumer timing problems, including timeouts. To prevent this, a periodic system task is




Figure 5.3

assigned to each processor to resynchronize the clocks of the system. For the purposes of the prototype, a simple algorithm is used. In this algorithm, each processor (actually the synchronization task operating on the processor) waits until all processors report to a table in shared memory, at which time the clocks are set identically. All of these synchronization tasks have the same timer queue release times and are the first tasks in each processor to be performed. If the tasks are scheduled appropriately, skewing will be controlled by reorienting the clocks at periodic intervals.

As is often the case, the simple solution is not the best. The above algorithm has a weakness in that the operation of the system is delayed until synchronization is completed. Also, the above algorithm does not account for the possibility of failed processors; a situation which will deadlock the system. A better algorithm would have each processor maintain its clock value or a copy of its clock value in its own section of the distributed shared memory. Resynchronizing a processor's clock would be the job of that processor alone, with no interaction with or waiting for another processor. The resynchronization would involve looking at all the clocks and resetting the local clock according to a consensus algorithm. This method is more complicated than it at first seems. More work remains in however. The original algorithm given has this area, sufficed for the first phase prototype.

Other potential system tasks, not designed for this first phase prototype, warrant discussion. The task

assignment for the current prototype is static; in other at initialization, the tasks are assigned to words. processors and loaded into queues. This assignment is never changed throughout the runtime of the system. However, a more practical scenerio would have the system configure the task assignment according to available processing resources and reconfigure the tasks in the event of a detected failure. The processes of task assignment, and reconfiguration, therefore, comprise detection, important part of the system task area. These tasks will be discussed in the following paragraphs in terms of their theory of operation. Other system tasks are possible, but further work on the URV RTMOS is needed to determine the requirements.

Task assignment can be carried out in many ways. One technique which has been proven is the CRMMFCS system of self-checks and volunteering [4]. Three basic steps are involved. Upon notification of a task assignment cycle, a task on each processor performs a brief self-check on its processor. The second step involves reporting the results (health status) to a table in the shared memory. The third step, which takes place after a suitable delay to let all processors report, has a task check the status of the table, count the number of healthy processors, and choose a set of tasks. Various acceptable techniques exist for this last step; as such, no further discussion is required.

Failure detection tasks can take many forms also. Low priority self-checks can be used for "background" built-in-test. The clock checking task put into the system upon timeout (described previously) is another example. These

self-check tasks can be of single run type, timer queue type, or low priority ready-queue-only type. The results of the failure detection can result in a variety of responses. The timeout task above could resynchronize the clocks if the current clock value of each processor is kept in shared memory. Perhaps a reconfiguration could be triggered by interrupts or special command words monitored regularly by the individual kernels.

Reconfiguration itself is a variant on the assignment task(s). Reconfiguration involves recognizing the confirming the validity of the request, request, carrying out the request. This last step could accomplished with a task assignment cycle running concurrent with the tasks still executing in the system. Of course, these system tasks would be of higher priority applications tasks. Note that we may allow tasks currently system to continue to execute during reconfiguration process. The tasks in the system at the time of the reconfiguration, however, are marked such that they are not reloaded into the system queues upon their release of the processor (except for polling or time slice). In this way, new tasks assigned can be loaded into the queues while set is finishing to allow a smooth the uninterrupted transition.

(6) Laboratory Approach

As discussed in the previous chapters, the hardware used in this initial development stage consists primarily of off-the-shelf purchased items. Some modifications and additions were made. These enhancements will be discussed in this chapter. Similarly, the operating system and hardware test software development began from off-the-shelf software. A debugger monitor, written by the author for a previous project, was used for initial hardware checkout and provided the basis for early kernel testing. This software, as well as the development of kernel itself, will be discussed in this chapter. In addition, the applications tasks, I/O software, and simulation set-up will be addressed.

(6.1) Processor Board

The four processor boards purchased required only minor modifications. As discussed previously, each board's dual port RAM can be addressed uniquely by requests over the VME bus. This required modifications to be made to the dual port address decoder implemented in a Programmable Logic Array (PLA) chip. Once this change was made, the shared memory segments of the four boards were addressed beginning at 80000H, 100000H, 180000H, and E80000H.

To check out the boards, the above mentioned debugger monitor was modified to match the new address map and utilize the MC68681 DUART chip for character I/O. This monitor software provides some basic commands such as dump

memory, examine and modify memory, fill memory, display registers, set breakpoints, and begin user program execution. A RAM test command, however, was most important. This command allowed the new decoding PLA's to be tested, and provided a means to test remote VME bus accesses. Of particular interest was a test of bus loading. This test was performed with simultaneous RAM tests being executed across the VME bus by multiple processors. The test provided a measure of VME performance in a multiprocessor environment in a near worst case loading situation. The results of this test are given in Chapter 7.

To determine the DUART's capabilities to act as the generator of the 'tick' function, a modification was made to the monitor in the initial stages of testing. The DUART was programmed to provide a once-per-millisecond interrupt via a countdown timer. The interrupt routine increments a counter in memory. Two commands were added to verify the operation of the routines. One gives the time in minutes and seconds since monitor start-up and the other gives the raw counter value.

(6.2) Kernel Development

The decision was made at the start of the software development process to incrementally design and test the functions and data structures of the kernel. First, the basic ready queue and queue access routines were developed. Next, a set of test tasks and the requisite task communication macros were added. This collection provided the basis for the first multitasking tests. When this stage was verfied, the timer queue and queue access routines were

added and tested. This iterative process was followed until all the features of the kernel were incorporated and tested. After the verification of the kernel, the applications tasks were designed and implemented.

The design of the kernel functions and data structures was fairly straightforward. Typically, however, the testing of such features can be a difficult and lengthy process. The decision was made to develop test tasks which could visually demonstrate the correct operation of the kernel. Concurrent testing of tasks and the kernel was not desired. As such, the debugger monitor discussed above was used as the basis of test tasks for the kernel. The reasons are simple. The individual commands of the monitor were previously verified and, with little modification, were convertable to tasks. Each of the commands chosen are user interactive or provide visual evidence of operation.

initial task set, five commands In the were implemented: dump memory, examine memory, fill memory, show time, and show counter. To complete the set, the mainline command interpreter, character input, and character output routines were also converted to tasks. Character I/O was handled by utilizing character input and output queues protected by special kernel functions. Proper operation of the ready queue and associated routines was demonstrated by utilizing two processors; one with the command line interpreter and I/O tasks, and the other with the monitor command tasks and I/O tasks. Multiple monitor commands, such as dump and fill, were executed simultaneously, with results visually demonstrated.

To test the timer queue operations, command tasks were set up to operate at specified periodic rates. For example, the examine task was set up to execute once every thirty seconds. Obviously, this could be checked by forcing the initiation of a signal to the examine task data structure (via p.poll) with the command line interpreter task. The examine task, although signalled, did not respond until released from the timer queue at the end of its thirty second wait. Again, test results were visual.

Similarly, communications timeouts and time slicing were verified using these tasks. Although not all kernel problems were detected using these monitor tasks, most of the complicated "bugs" in the data structure routines were eliminated.

(6.3) Floating Point Hardware

Before the applications software could be designed and tested, the addition of the floating point coprocessor, MC68881, was required. This coprocessor was not included on the purchased boalus. The side connector on the processor board, however, allowed for the addition of a wirewrap extension board. A schematic of the added hardware circuits is given in Appendix (A4).

The MC68881 was developed primarily to be used with the MC68020 processor. The coprocessor, however, can be used as a peripheral device for other microprocessors [26]. A simple sequence of software instructions can be used to coordinate transfers of commands and operands between the MC68000 and MC68881 [27].

To test the developed wirewrap circuits, the

nonmultitasking version of the debugger monitor was again used. Additional commands were added to perform transfers to and from the coprocessor registers, floating point additions and multiplications, and integer multiplications and additions. A single coprocessor register was used as an accumulator. Once these single operation routines verified the operation of the coprocessor, the applications software was designed and tested.

The MC68881 handles three types of floating point data formats. Single precision is 32 bits wide (1 sign bit/8 bit exponent/23 bit mantissa), double precision is 64 bits wide (1/11/52), and extended precision is 80 bits wide (1/15/64). In all internal operations and registers of the coprocessor, extended precision format is used. For the purposes of the applications tasks to be discussed below, single precision was determined to be sufficient. As such, all floating point numbers stored in main memory or in MC68000 registers are kept as 32 bit single precision values. Format conversions are performed automatically by the coprocessor during operand transfers.

(6.4) Applications Software Development

The application chosen to demonstrate the prototype multiprocessor system was a control mixer for reconfiguration of control laws of the URV in the event of control surface failure. In short, this concept modifies the control surface gain matrix to offset the effect of a failed surface by distributing control authority to the other control surfaces of the aircraft. In effect, the remaining

surfaces act to compensate for the loss. Much control and mathematical theory has gone into this research; however, the theory is outside the scope of this project. Interested readers are directed to the references for more detailed information.

As defined in [28], the linearized continuous aircraft state equations of the unimpaired aircraft are given by

$$x(t) = A x(t) + Bo d(t)$$

where x(t) is the aircraft state vector, d(t) is the aircraft control surface deflection vector, and Bo is the control effectiveness matrix. Also,

$$d(t) = Ko u(t)$$

where u(t) is a pilot plus flight control system (FCS) input vector and Ko is the control mixer gain matrix. Expanding the above equation, we get

$$x(t) = A x(t) + Bo Ko u(t)$$
.

As will be discussed below, a failure changes the makeup of Bo. In order to keep the aircraft model the same (ie: tolerate the failure), the quantity (Bo Ko) must remain constant. As a result, the Ko matrix must be adjusted to offset the changes in Bo. If we use o subscripts to signify matrices of the unimpaired aircraft, and i subscripts to signify matrices of the impaired aircraft, we get

Bi Ki = Bo Ko.

To solve for Ki

$$Ki = Bi$$
 Bo Ko.

However, Bi may not be a square matrix, in which case it is not invertable. As such, we use the fact that a matrix multiplied by its transpose results in a square matrix. As shown in [28],

$$Ki = (Bi' Bi) Bi' Bo Ko.$$
 (6.1)

The derivation of this equation assumes that Bi is an m X n matrix, where m (number of state equations) is greater than n (number of control surfaces).

For the purposes of the applications functions of the prototype test, Bo is a 5 X 5 matrix, where each column corresponds to a control surface on the URV. It is assumed that a control surface fails in the center and locked position. As such, all entries in the column corresponding to the failed surface go to zero. This resultant matrix is Bi.

If Bi were left in this form, we would be unable to compute Ki since the quantity Bi' Bi is singular, and, therefore, is not invertable. As a result, we convert Bi such that Bi' Bi becomes potentially nonsingular by removing the zero column. This conversion leaves Bi as a 5 X 4 matrix. With Ko sized at 5 X 3, Ki computes into a 4 X 3 matrix. Note that each row of the Ki matrix corresponds to a control surface of the aircraft. As such, a row of zeros can be reinserted into the row corresponding to the lost

surface. The resultant gain matrix, Ki is a 5 X 3 matrix with the gains of the good control surfaces adjusted to compensate for the loss of the failed surface. This derivation can be extended to multiple failed surfaces.

For the demonstration of the prototype, the job to be performed was the real time computation of the Ki matrix in response to failed surfaces. Previous tests on the TN17 aircraft were run using precomputed control mixer gain matrices. The matrices were derived on the ground and placed into the ROM memory. The 8061-based autopilot would simply select the correct gain matrix given the failure induced. Note that the "failure" is really a control panel switch which signals to the autopilot which surface to "fail".

Real time computation of the control mixer gain matrix is too intensive of a job for the 8061 to handle alone. such, the demonstration of the multiprocessor prototype has been designed to compute Ki continuously on the basis of failure information supplied by the 8061. For the purposes of this demonstration, the basic autopilot functions have been left in the 8061 processor. The Ki function in equation is broken into a set of tasks, much of which can be run in parallel. These tasks are triggered by a preceding task which samples the failure data supplied by the 8061. The last task in the computation of Ki triggers a following task which converts the computed matrix to the form used by the 8061 and stores it in dual port memory where the 8061 can access it. This real time computation is transparent to the 8061 in that the 8061 simply uses the gain matrix currently stored in memory. By keeping the autopilot

function in the 8061, the demonstration of the prototype is simplified. The modifications to the existing autopilot are minor, and fewer 68000-based tasks are required. These assumptions do not detract from the intent to demonstrate the capabilities of the prototype.

(6.5) Test Configuration

Figure 6.1 gives the system test configuration used for the demonstration of the multiprocessor prototype. One aspect of the set-up requires special note. The 8061 processor hardware is connected to one of the MC68000 processors through dual ported RAM on the attached wirewrap board. This set-up is not the ultimate configuration of the TN21 avionics system. As discussed in chapter 4, the 8061 in the system will be interfaced through the VME bus. simplify the demonstration hardware, the 8061 section was connected to one of the MC68000's to eliminate the need for VME interface hardware to be developed. The dual port interface, in contrast, is simplistic and makes for effective demonstration of the concepts of the prototype. The two extra tasks described above were assigned to the MC68000 interfaced to the 8061 to make this deviation somewhat transparent. A later phase of the development of the TN21 system will include the implementation of the proper interface and software.

(6.6) Parallelization of the Ki Function

To divide a function, such as equation (6.1), into tasks for a multiprocessor, one must first identify the areas of potential parallelism and the areas of strict




Figure 6.1

serial dependancies. First, let us examine a sequential algorithm for the computation of Ki.

- (1) Take the transpose of Bi (= Bi')
- (2) Multiply Bi' by Bi (=A)
- (3) Take the inverse of A (=C)
- (4) Multiply Bi' by Bo Ko (=D)
- (5) Multiply C by D (=Ki)

Note that Bo Ko is a static entity, and as such can be precomputed.

First analysis of the above algorithm showsG only one area of parallelism. Step (4) is independent of steps (2) and (3) and as such can be performed concurrently. Other less apparent areas of parallelism exist if the steps of the algorithm are defined in more detail. For example, step (3) involves a matrix inversion which is comprised of many substeps.

A basic method for computing a matrix inverse is given by

$$A^{-1}$$
 = adj A / det A

where det A is the determinant of A and adj A is the adjoint adjoint of matrix A and is defined as

$$adj A = (cof A)'$$
.

The cofactor of A, cof A, is defined as the matrix whose row

i and column j entry is given by

2222 - CANTON - 20000000 - CONTON - 20000000 - CANTON - C

$$cof A (i,j) = minor(A(i,j)) * (-1).$$

The minor(A(i,j)) is the determinant of the submatrix obtained by eliminating the ith row and jth column of A. This process of matrix inversion is only applicable to square matrices that are nonsingular. Given that Bi' Bi is always a square matrix, the first requirement is satisfied. The second requirement that the matrix need be nonsingular is less certain.

Other techniques exist to compute the pseudoinverse matrices in cases where the matrix in question may singular. Examples include the CROUT [29] and singular value decomposition [30] techniques. These methods are certainly preferred for use in actual flight systems performing inversions on state matrices, since the values in these matrices are uncertain and may contain many very small zero valued items. In fact, the assumption that the column Bi corresponding to the failed surface goes entirely to zero makes Bi singular in its unmodified form. assumption forced the removal of that column of Bi in order to use the above basic inversion method. The reason why the basic technique is used in the prototype demonstration is that it is highly computationally intensive, and as such, is a suitable test of the capabilities of the prototype. Also, the basic technique, in contrast to the pseudoinverse techniques, is straightforward in implementation, thereby simplifying the prototype demonstration effort.

Condensing the basic inversion function, we get

$$\begin{array}{ll}
-1 \\
A &= (cof A)' / det A.
\end{array}$$

This function can be accomplished by the following sequential algorithm replacing step (3) from above:

- (3a) Compute det A
- (3b) For each A(i,j)
- (3c) Compute E = det (minor (A(i,j)))
- (3d) If i+j is odd then E = -E
- (3e) E = E / det A
- (3f) Store E at C(j,i)
- (3g) Next A(i,j)

Obviously, steps (3b) to (3g) involve independent computations for each element of A. Each element can, therefore, be handled concurrently.

In as much as the matrix inversion step can be broken into smaller, potentially parallel substeps, so can the matrix multiplications and determinants. These functions also involve independent threads of computation which can increase parallelism. However, given the matrix sizes discussed above, it does not seem beneficial to enforce parallelism at this fine a level. The computations in parallel should be as intensive, or course grained, as to justify the added intertask communications and kernel overhead costs. Also, the number of processors envisioned (six to eight maximum) and the concentration of parallel tasks already in the execution regions of the functions

lessens the impact of the increased parallelism. As a result, the breakdown of the Ki algorithm has been performed to a sufficient level to define task units. Figure 6.2 graphically shows the algorithm with its sequential and parallel sections.

Various methods exist to convert the above algorithm to tasks and communications. Figures 6.3 and 6.4 show two such methods. In Figure 6.3, the tasks operate in a dataflow-like manner. A task executes only after receiving inputs or a signal to proceed. Each task is of the form:

- (1) Receive inputs
- (2) Compute results
- (3) Send outputs.

The implementation in Figure 6.4 is similar, but takes the appearance of a main program and subroutines. The KI task controls the ordering of calls to the four tasks it communicates with. In turn, the tasks that the C task communicates with are like subprograms local to the C task. Data movement is bidirectional, unlike in Figure 6.3 where it is unidirectional. The numbering in Figure 6.4 represents the sequencing order of the "calls". "Calls" of equal sequence number are concurrent. Task communications of this type are similar to those termed remote procedure calls in other literature [31].

The remote-procedure-call-like format has been utilized in the TN21 prototype system due to the similarities to conventional programming. The following sequence of macro




Figure 6.2




Figure 6.3




Figure 6.4

instructions implement the KI task "mainline" routine from
Figure 6.4:

transstart, KIdata p.poll transend, d0-d1, KIdata c.poll p.poll Cstart, KIdata m453start, KIdata p.poll m453end, d0-d1, KIdata c.poll c.poll Cend, d0-d1, KIdata p.poll m443start, KIdata m443end, d0-d1, KIdata c.poll

A "procedure call" is implemented by a corresponding p.poll/c.poll pair of macro instructions. Parallel "procedure calls" are made by multiple p.poll instructions in sequence. Recall that only c.poll instructions wait for data exchanges. As a result, the initiation of "calls" to C and m453 above allow parallel operation of remote procedure call tasks.

Some parts of the algorithm have strict serial dependancies. For example, the transpose of Bi has to be performed before all other parts of the algorithm. As Figure 6.2 graphically demonstrates, the fastest the algorithm can be completed is roughly the sum total of the times to do a transpose, two matrix multiplications, and a determinant. However, this alternative is much better than the sequential cost of a transpose, three matrix multiplications, and seventeen determinants (sixteen of which are a part of cofactor derivations). Chapter 7 will discuss the impact of parallel processing on the algorithm.

(6.7) Allocation Of Tasks Onto Multiple Processors

The following is the list of tasks used in the Ki

computation:

```
KI : "mainline"
trans : take transpose of Bi
m453 : compute D = Bi' Bo Ko
C : initiate computation of C = (Bi' Bi )
m454 : compute A = Bi' Bi
Ainv : initiate determinants, compute A
det4 : 4X4 determinant of A
det30-det315: 3X3 determinants of minor( A(i,j) )
m443 : compute Ki = C D
```

Each task is given equal priority for the ready queue. The most efficient operation can be accomplished through proper ordering on the timer queue, with release times assigned accordingly.

The assignment of tasks to a single processor is somewhat simple. The proper ordering on the timer queue is the same as the order of execution in the serial algorithm. As such, the above ordering works best for the single processor case. Timer queue release times have little effect on the overall performance since trans, m453, m454, m443, and the determinant tasks will all execute until completion once initiated. As such, little polling will occur.

In the case of multiple processors, the situation is not as simple. Care must be taken to evenly distribute the processing load over the processors, taking execution time The important idea is to keep potentially into account. tasks, such as m454 and m453, operating parallel concurrently. The placement of the c.poll and p.poll instructions, as demonstrated above for for the KI task, defines to a large extent this parallelism. Two other basic rules-of-thumb are as follows. Obviously, the tasks that can execute in parallel should be separated onto different

processors to allow for true concurrent operation. To insure that the separated tasks can operate efficiently parallel, a second rule-of-thumb involves the proper use of timer queue release times to limit delays in initiation of tasks due to polling. For example, the determinant tasks (seventeen in number) cannot possibly start until the transpose and first two matrix multiplications are finished. If the determinant tasks' PCB's are loaded into the ready queue at the same time as the other tasks', the mass of tasks involved in polling could cause delays in tasks started, thereby degrading the getting effect parallelism.

Figures 6.5 and 6.6 give the timer queue orderings for the processors in the two and three processor configurations respectively. From these, one can see that the main effect of parallelism as more processors are added is in the determinate tasks. Obviously, the best performance to be expected would involve the use of seventeen processors; however, the small performance gain would not justify the hardware costs. The next chapter will address performance measures determined for this algorithm.

(6.8) 8061 Hardware Design

No new schematics were required for the 8061 circuit used. The existing autopilot design provided all the required memory and I/O interfaces. The only modification needed was a change in the type of RAM memory chips used. Given that the 68000-to-8061 interface dual port RAM was already specified for use, these chips were substituted in

2 Processors

Processor 1	Processor 2
KI	trans
m453	С
det38	m454
det39	Ainv
det310	det4
det311	det30
det312	det31
det313	det32
det314	det33
det315	det34
m443	det35
	det36
	det37

Figure 6.5

3 Processors

Processor 1	Processor 2	Processor3
KI	trans	m453
С	m454	det4
Ainv	det30	det36
det312	det31	det37
det313	det32	det38
det314	det33	det39
det315	det34	det310
	det35	det311
	m443	

Figure 6.6

the schematic design for the static RAM chips previously there. The 50-pin connector used for I/O interface was left to allow direct connection to a simulation-interface box used in previous URV autopilot hardware-in-the-loop simulations. This configuration allows the prototype to be "plugged" into the simulation facilities identically as in previous tests. The resultant circuit occupies the attached wirewrap board space as shown in Figure 6.7.

(6.9) 8061 Software Modifications

STATES OF THE PROPERTY OF THE

As was mentioned previously, the existing autopilot functions were left in the 8061 processor to simplify software changes. Some changes were required, however, to link the 68000-multiprocessor-based control mixer software with the basic autopilot. The previous 8061 control mixer software, consisting of a matrix selection algorithm based upon failure number, was removed and replaced with a routine to write the failure number into the dual port memory and assign the dual port gain matrix address for all failure cases. As stated before, the 68000 multiprocessor will use the failure information to compute and store the appropriate gain matrix for the 8061 autopilot to use.

(6.10) Hardware-in-the-Loop Simulation Configuration

The configuration of the simulation tests is given in Figure 6.8. The prototype hardware is connected to a device which contains servos corresponding to each of the control surfaces on the URV. The prototype hardware commands these servos directly. The simulation computer detects the servo




Figure 6.7




Figure 6.8

movement as input to the airframe simulation. The graphic display station also provides inputs to the simulator computer in the form of pilot commands. Rudder, elevator, aileron, and throttle command input devices are located at this station. The simulation computer returns sensor data to the prototype hardware through the servo interface box and aircraft state data to the graphic display station.

Surface failure is accomplished via switches on the servo interface box. A failure switch exists for each of the URV control surfaces. The switch settings are converted by the servo interface box to inputs to the 8061 circuit in the prototype. Visual confirmation of the failure can be made during a test run by monitoring the servo corresponding to the failed surface. Once failed, the appropriate servo ceases to move.

With this configuration, the URV multiprocessor prototype can be tested in a real time environment. The graphic display provides simulated artificial horizon, attitude, speed, climb rate, angle of attack, and side slip angle indicator devices. With these, the "test pilot" can verify the operation of the hardware under test with an environment similar to an actual URV flight. This is important, especially when evaluating performance of the control mixer under failure conditions.

(7) Prototype Development and Demonstration Results and Findings

purpose for producing and demonstrating The prototype, such as the one in this research effort, prove the anticipated benefits, identify problems areas, establish areas of further research, and provide data for use in later system development stages. The development of the TN21 prototype multiprocessor system realized these goals. The anticipated benefit of high throughput capability was demonstrated through the significant decrease in time to compute a complex arithmetic function with only a few processors. Several problem areas have been discovered and corrected, including some in the applications functions area. Data has been collected on hardware and software performance. These aspects will be discussed in this chapter. Those areas requiring further research will be identified in Chapter 8.

(7.1) VME Performance and Bus Loading

Chapter 4 addressed the concerns anticipated in the use of a single bus. The claim made was that, with sufficient bus bandwidth and limited numbers of processors connected, bus loading would not become significant. To back up this claim, analyses were made for the VME bus, both in the theoretical and physical cases.

(7.1.1) VME Access Options

A discussion of VME access options [32] is first required. The system bus controller on a VME bus can implement a priority-based or round-robin-based arbitration scheme. The VME bus has four priority levels. Each potential bus master is assigned to one level. The assignment of a bus in the priority mode of operation is based upon those priority levels. A processor with a higher priority level is assigned the bus before a processor with a lower priority. The round-robin mode, in contrast, offers a scheme based on fairness. The assignment of the bus is rotated between priority levels. As such, no given priority level can be "starved" from bus access. The VME boards purchased provide for the selection of either option; however, in the analyses to follow, round-robin is assumed.

Once a processor is granted the bus, it may either hold the bus for the entire time required, or only for a single bus transfer, depending upon the release option. In the release-when-done (RWD) option, the bus master has control of the bus until it has completed all of its transfers. In the release-on-request (ROR) option, another bus master is assigned after the current transfer, if a request for the bus is made. Minimal access latency is achieved with the ROR option. In the purchased boards and the analyses to follow, this option is used.

Bus arbitration may either be handled during the current bus cycle or after the bus cycle. Obviously, maximum bus bandwidth is achieved with concurrent bus usage and arbitration. This option is used on the hardware and in the analyses.

(7.1.2) VME Bus Access Latency Effects (Theory)

If n processors are to use a single bus and if true fairness is assumed, a processor may have to wait up to n-1 bus transfer cycles to get access. A basic MC68000 memory cycle takes four clock cycles to complete, if no wait states are applied. At a processor clock speed of 10 MHz, 2.5 million transfers per second can be made. This translates to a memory access time of 400 nanoseconds (nsec).

The VME bus can be viewed as an extension to the MC68000 bus. To account for signal propogation over the VME bus and VME bus arbitration, let us assume an additional clock cycle per transfer. This assumption increases the single transfer time to 500 nsec. If six processors are connected to the VME bus, the maximum bus access latency would be 2.5 microseconds (usec). This latency is on the order of the execution time of all MC68000 instructions at a processor clock speed of 10 MHz. If the ratio of non-bus accesses to bus accesses is sufficiently high, the added time for off-board memory cycles is not too significant.

Consider, however, a case where the ratio is not very large. A block move loop is a near worst case example.

loop1 move.w d0,(a0) cmpa.1 a0,a1 bne loop1

The above loop takes 2.4 usec at 10 MHz for local memory accesses. If we use the latency time of 2.5 usec above and assume the worst case of always suffering the maximum latency, the loop will take approximately twice as long over

the VME bus as for local memory accesses. However, note that the latency assumptions were based upon six processors competing for the bus. Even if all six experienced a simulataneous 100 percent increase in computation time using near worst case loops such as the one above, the effective system parallel speed up is a factor of three. Translating down to a three processor contention scenario, we would see a 50 percent increase in computation time and a speed up factor of 2.25.

(7.1.3) VME Bus Access Latency Effects (Measured)

To further illustrate the effects of bus access latency under the assumptions of the research program, a test was run on the project hardware to measure actual contention effects. The RAM test function included in the debugger monitor utilizes tight loops similar to the one given above. By installing the monitor code on each of multiple processor boards and utilizing the RAM test function on each to access off-board memory, a scenerio like the one above can be tested. Note that the assumption of always suffering the worst case latency will not apply here.

Utilizing two processors, a RAM test covering 32 Kbytes of memory took 55.6 seconds under contention conditions. The same test took 48.2 seconds without contention. This translates to approximately a 15 percent increase in computation time. Performing the same test with three contending processors resulted in an execution time of 59.8 seconds (24 percent increase). Note that the measured results are considerably less than the calculated case in the previous section; testimony to the fact that the worst

case latency is not frequently realized. The three processors can achieve a 2.4 factor of speed up in contention traffic similar to the RAM tests. A six processor configuration would certainly achieve a much better speed up factor.

(7.1.4) VME Bus Access Latency Effects (Conclusions)

The result of these simplistic analyses is that the VME bus is sufficient for the TN21 multiprocessor system, given the assumption of six to eight processors maximum. worst case loops, such as the one given previously, will not typically appear in actual applications code, simulateously on multiple processors. Block transfer loops to shared memory do appear in the p.poll and c.poll routines. However, non-VME access to VME access ratios of 200:1 or greater are typical in the Ki computation routines (25 usec transfer time to 5 milliseconds (msec) computation time). result, contention is minimal and the concern of bottleneck" is alleviated. As mentioned before, analysis only applies to non-fine-grained compuations. applications on the TN21 multiprocessor are assumed to be coarse grained. Shared memory is used for data transfer and storage. Local memory is used for intermediate results, around which most computation time is spent.

(7.2) Execution Times for Kernel Routines

The performance of the multiprocessor/multitasking kernel is a key element in the overall system computation efficiency. Context switches were one such aspect of kernel

performance discussed in Chapter 5. Kernel performance relates directly to overhead, which is time not spent on applications functions.

(7.2.1) RTOS Comparisons

[16] gives some typical timings of RTOS's. In general, context switch times of 75 to 150 usec can be expected with these commercial products (processor clock speeds unknown). The times solely represent the time to switch tasks on the processor. Other timings, such as for calls for clock acquisition or mailbox utilization, are not given in the comparison table; however, typical values of 200 usec for service calls are mentioned in the text of the reference. In all fairness, the computation of such figures-of-merit are difficult, given the variable conditions present (number of tasks in the system, interrupts, etc). Some attempt will be made to quantify these for the URV RTMOS.

(7.2.2) RTMOS Timings

The following is a list of execution times for typical kernel service routines implemented as MC68000 TRAP's in the RTMOS.

Exit : 85.6 usec
Release-on-poll : 92.8 usec
Sleep : 91.4 + 9n usec

Report-to-system : 38.6 usec

Note that the first three times comprise the basic context switch routines of the RTMOS . All are comparable to the

RTOS times referenced above.

Other kernel timings are more critical. For example, the p.poll and c.poll racros may include release-on-poll kernel calls, but also contain other areas of overhead. The p.poll macro takes 34.4 + 2.8x +3.4y usec, where x is the number of times attempting the MC68000 test-and-set (TAS) instruction used for data structure mutual exclusion and y is the number of data words transferred. Typically, a p.poll will take less than 50 usec; however, if larger amounts of data (such as a matrix) are transferred, the time may increase to around 100 usec.

c.poll takes 37.2 + 2.8s + 100.4p +2.8tp + 3.4q +1.6r usec to complete, where s and t are counts of TAS executions, p is the number of times through the poll wait loop (with release-on-poll), q is the number of data words transferred, and r is the number of 32 bit registers saved. The minimum c.poll time, assuming no waiting on TAS instructions or polling variables, is 45 usec. More realistically, however, s=t=2 and p=1. If we assume q=2 and r=8, the time for c.poll is 168.4 usec. As with p.poll, if more data is transferred, the time will increase accordingly.

The tick function interrupt service routine (ISR) is another critical consideration in kernel performance. The following is a list of functions performed within tick and the times resulting:

Set up and clock update Get task from timer queue

3.6 + 41.6m usec : 117.6 usec

: 15.2 usec

Time slice path
No time slice path : 20.4 usec Interrupt handling : 4.4 usec

where m = number of PCB's released form the timer queue.

The total tick processing time is 140.8 + 41.6m usec time slice is performed and 43.6 + 41.6m if not. Timer queue staggering of tasks may be desireable to prevent long tick ISR times which can significantly delay applications tasks processing. One way or the other, the price in time eventually has to be paid.

(7.2.3) Implications of the RTMOS Timing Data

The kernel functions discussed above were not optimized for minimal execution time. Optimization is for final products, such as the RTOS products referenced, not for prototype systems. However, in all likelihood, very little significant improvement would be expected. At any rate, the times noted are comparable or better than those commercial products.

One area where improvement could be made is in the timer queue storage routines. The current implementation searches the timer queue from front (least time to release) to rear to determine where the task should be placed. actual use, most tasks would probably be placed closer the end of the queue. As such, minimal search time would likely be achieved by beginning at the rear of the queue, moving forward.

The most critical implication of the timing data given involves the tick routine. A minimum tick execution would

A NULTIPROCESSOR AVIONICS SYSTEM FOR AN UNMANNED RESEARCH VEHICLE(U) AIR FORCE WRIGHT AEROMAUTICAL LABS WRIGHT-PATTERSON AFB OH D B THOMPSON MAR 88
AFMAL-TR-88-3803 F/G 12/6 MO-R194 886 2/3 UNCLASSIFIED NL



take 43.6 usec. Since a tick takes place once per millisecond, an automatic minimum overhead of 4.4 percent is realized. One time slice or a couple of releases from the timer queue would increase this to around 140 usec, or 14 percent. Although the means to improve the routine performance-wise have not yet been investigated, any optimization work on the kernel should be concentrated on the tick routine first. Interestingly enough, none of the RTOS's referenced give data on this timing characteristic, although all must have similar functions.

(7.3) Applications Computation Times

As with the kernel functions above, the applications tasks developed for the prototype were not optimized. For example, more extensive use of the floating point registers within the MC68881 floating point coprocessor as accumulators would have saved many processor-coprocessor data transfers. Optimization of these routines, however, would not have served to demonstrate the goals of this phase of development. Of more importance to these goals is the demonstration of significant speed up and minimal overhead when parallelism is applied to the problem.

(7.3.1) Sequential Limitations

As discussed in Chapter 6, Figure 6.3 demonstrates that the fastest time to compute the Ki function can be approximated by the sum total of the times to do the transpose, two matrix multiplications, and a 4X4 determinant. The times for these are given by

trans : .82 msec m454 : 10.60 msec m443 : 6.78 msec det4 : 6.68 msec

The sequential limitations of the algorithm, therefore, bound the computation time to no better than about 25 msec, no matter how much parallelism is applied.

(7.3.2) Measured Computation Times

Measurements of the actual times to compute the Ki algorithm were taken. Before the algorithm was parallelized, it was developed as a single processor, sequential program. This version took 59 msec to complete. The parallelized version required shared memory data exchanges via c.poll and p.poll instructions acting as remote procedure calls. Also, kernel overhead had some effect. The resulting times measured for the parallelized version using RTMOS are as follows:

1 processor : 69 msec 2 processors : 47 msec 3 processors : 36 msec

As expected, the single processor version using the RTMOS suffers some overhead penalties (17 percent total). As parallelism is applied, however, the execution time drops accordingly.

As confirmation, Figure 7.1 demonstrates the division of tasks onto three processors. The fast st computation time for this division is the sum total of the transpose, two

Processor 1	Processor 2	Processor 3	
KI C Ainv	trans		.82
	m454	m453	10.60
		det4	6.68
det312 det313 det314 det315	det30 det31 det32 det33 det34 det35	det36 det37 det38 det39 det310 det311	10.44
	m443		6.78
		Total	35.32 ms

Figure 7.1

matrix multiplications, one 4 X 4 determinant, and six 3 X 3 determinants. Each 3 X 3 determinant was measured to take 1.74 msec. The total, therefore, is 35.32 msec. This figure confirms the total algorithm computation time for three processors as given previously.

(7.3.3) Implications of Execution Time Data

One extra data point can be derived from the three processor timing confirmation in the previous section. that the difference between the total algorithm time and the sum total of the sequential parts is less than millisecond. This translates to an overhead contribution of around 3 percent for context switches and tick handling. A previous section had predicted minimum overhead contribution of 4.4 percent just for tick computations. These figures are fairly close, and serve to confirm expectations. They also indicate that context switching times This negligable. finding is significant in that demonstrates that polling does not contribute a high cost to the overall results.

The 17 percent increase in execution time from the sequential to single processor RTMOS versions can be attributed to two main factors. First, the overhead contribution of tick varies from a minimum of about 4 percent to as much as 33 percent during a time period when eight tasks are released from the timer queue. These peaks are rare, but still contribute to the overall overhead figures.

Secondly, the choice was made in the applications tasks

design stage to pass entire matrices through some p.poll and c.poll exchanges. In the sequential version, all accesses were local, so only addresses were passed between routines. The process of passing matrices is time consuming and could, in some cases, be replaced by matrix addresses. A side effect to this, however, is that intermediate computations would take place out of shared memory, rather than local memory.

(7.4) Timer Queue Utilization Timing

One hypothesis made in the early stages of the URV RTMOS concept development was that proper timer queue release time staggering would be required in order to limit the adverse effects of polling on performance. As demonstrated in the previous section, RTMOS polling has a minimal effect with coarse grained parallel computing. This finding would seem to indicate that staggering is less critical than expected. As confirmation, the applications problem was run with RTMOS on a single processor using and not using timer queue staggering. The result was an identical 69 msec execution time for both versions.

Although the lessened effect of polling can be attributed somewhat to this finding, another reason was discovered. After one iteration through the ready queue and processor, the timer queue becomes naturally staggered, regardless of its initial state. This effect is caused by the execution time of tasks on the processor and the subsequent delay in successor tasks beginning. Tasks are placed back on the timer queue as they complete; and, as such, have their next release time delayed accordingly. As a

result, only the first iteration is affected by the nonstaggering order. All other iterations become naturally ordered and execute at optimal speed.

(7.5) Results of the Prototype Hardware-in-the-Loop Simulation

The prototype hardware, RTMOS, and control mixer applications tasks were tested under the simulation conditions described in Chapter 6. The simulation responded to the failures induced much as expected. The failure responses will be discussed below. In the development and initial tests of the applications tasks, errors in the Bo matrix were discovered. The problem and the corrections used will also be discussed. As mentioned in Chapter 6, the reader is directed to the references and other literature for further details concerning flight control, the URV aircraft, and the control mixer.

(7.5.1) Simulation Response to Failures

The control mixer model used was a five control surface model utilizing two elevators, two ailerons, and a rudder. A later model [33] utilizes two additional surfaces (flaps) on the URV which can be used to provide better response to failures, particularly in the roll axis. However, lack of sufficient information on this later model during the development stages prevented its use. Still, the earlier model provided for a sufficient computational load to test the multiprocessor.

The response to elevator failures was the best of all

cases. When one of the elevators was failed, the mixer provided double the authority to the other elevator in the pitch axis, and utilized the ailerons to assist in pitching the aircraft. The resultant response was suitable pitching control with a slight initial roll (corrected by the autopilot). The roll seemed to be induced by the aileron movement commanded by the mixer to assist the single elevator in pitching. Roll and yaw motion was not affected by an elevator failure, as expected.

Aileron failure response was not as good. As confirmed by off-line derivation of the gain matrix, the mixer response to an aileron failure was to effectively zero out the gain to the other aileron and the rudder in the roll axis so that only the elevators were used to roll the aircraft. The result was a sluggish roll response with significant downward pitching motion. This response was to be expected since the elevators have far more force in the pitch axis than in the roll axis. A better response would be to give more authority to the remaining aileron, such as was done for the remaining elevator in the failed elevator case discussed above. This observed response comes directly from the control mixer algorithm and URV model. The prototype calculations were confirmed by off-line matrix computations.

As discussed in [28], the rudder failure response, as computed by the control mixer, leads to unstable aircraft control. This is due to the fact that the elevators and ailerons do not have sufficient authority in the yaw axis to compensate for a rudder failure. As a result, the gains become excessive and the surfaces saturate. Again, this

response is a control mixer problem, not a prototype calculations problem.

(7.5.2) Bo Value Errors

In the development of the control mixer applications the Bo matrix were discovered. in Documentation on later URV control mixer work [33] was located, and an updated Bo was used. The primary difference between the original Bo matrix and the later version involved surface polarities. Differences existed between the surface direction assumptions made in the early stages of control mixer development and the actual aircraft set up. These differences were corrected in the later work. With the new Bo matrix installed, the expected responses, noted above, were observed.

(7.5.3) Potential Resolution Problems

One final observation on the control mixer applications used, and the 8061 autopilot, concerns the resolution of numbers calculated for the gain matrix. The numbers derived for the Ki gain matrix ranged from less than .001 to around 25. However, the conversion algorithm used to change the numbers to a form usable by the 8061 autopilot only allows for four bits of resolution to the right of the decimal point (fixed point format). As a result, the smallest gain magnitude greater than zero possible is .0625. Any gain magnitude smaller than this will be converted to zero. The conversion truncation is the reason why the remaining aileron and rudder gains, in the failed aileron case, are zero. Some authority is actual assigned in the floating

point calculations, but the gains are below the truncation threshold, and are lost in the conversion process. Further work may be needed in this area if further work on the control mixer is to be performed on the prototype.

(8) Conclusions

In order to make effective use of the new vehicle airframe being designed and constructed, and to provide high speed computing capabilities for embedded tests, AFWAL/FIGL has made the decision to develop a new avionics/control system incorporating a low cost multiprocessor architecture and software operating system. The effort is being performed in-house, utilizing years of multiprocessor system analysis, design, development, programming, and test experience. The first phase of this effort, described herein, has produced and demonstrated a prototype of this system. Multiple offthe-shelf MC68000 processor boards have been combined with a VME backplane bus and wirewrapped 8061 I/O circuitry and MC68881 coprocessors to form the hardware of the prototype. A real time multiprocessor/multitasking operating system (RTMOS) has been specified and developed to manage the of parallel software units (tasks) the system. communications protocols, Interprocessor and a methodology to use them to develop coarse grained parallel code, have also been developed.

The development of the URV multiprocessor avionics/control system is not yet finished. The next phase of development will bring the system closer to its completion by refining and enhancing the prototype in several areas. The 8061 I/O circuitry will be interfaced to the VME bus as originally specified. Additional MC68000 boards will be utilized to provide even more computing

power. The RTMOS will be fine-tuned for more efficient operation. Task assignment will be made dynamic, distributing the task load to the number of processors present. Research will be performed to specify and test a better multiprocessor clock synchronization scheme. The applications tasks will be enhanced to allow for a seven surface control mixer model that will be responsive to multiple surface failures.

CONTROL TO SECURITION OF SECUR

In the longer term, the system hardware will need to be evaluated and modified for flight operation. An extensive verification procedure will also be required. Development and test of parallel software will have to be addressed from an applications programmer viewpoint. High order languages will need to be applied in order to make this software manageable. The impacts of changing airframe configurations on the control model and software will have to be assessed. A technique to allow changes to occur with minimal impact on software will be required.

In short, much work remains to be performed before the URV multiprocessor system is ready for actual implementation. Still, much has been accomplished; the foundation has been laid. Multiprocessor technology is beginning to see application in many areas. The low cost/risk URV research testbed is one area where significant payoffs can be realized.

Appendix A1
Macro Routines Listing

```
; if not then reset flag
; and inform OS
                                                                                                                                                                                                   ; data structure addr=a0
                                                                                                                                                                                                                                                                                                                                        ; al = beg of data area; a2 = beg of my data; move data to data area
                                                                                                                                                                                                                                                                                                            ; get data word count
; *** MACRO Definitions
                 ; set flag = P
                                                                                                                                            ; p.poll: producer poll macro
; format: p.poll pollvariable, localdata
                                                                                                                                                                                                                                              #cflag,flg(a0); flag = C? pp.ok"\mathbf{G}"
                                                                                                                                                                                                                    ; P((aØ))
                                                                                                                                                                                                                                                                                                                                                                                                               ; V((aØ))
                                                                                                                                                                                                                                                                                                                                                                                              #pflag,flg(a0)
                                                                                                                                                                                                                                                                         #cflag,flg(a0)
                                                                                                                                                                                                                                                                                                                                       #dbeg,al
"2",a2
(a2)+,(a1)+
#1,d0
                                                                                                                                                                                                                                                                                                             dent(a0),d0
pp.put0"0"
                                                                                                        terminate
#4
                                                                                                                                                                                                                     semi (aØ)
ppo!!1"@"
                                                                                                                                                                                                                                                                                                                                                                          pp.putd"@"
                                                                                                                                                                                         slice.off
                                                                                                                                                                                                                                                                                         pp.eud.dd
                                                                                                                                                                                                                                                                                                                                                                                                               semi (aØ)
                                                                                                                                                                       l lod.q
                                                                                                                                                                                                                                                                                                                                 30, 11
                                                                                                                                                                                                                                                                                                                       beq
movea.l
                                                                                                                                                                                                                                                                         move.w
trap
tra
                                                                                                                                                                                                                                              стрі. ж
                                                                                                                                                                                                                                                                                                              ₩. Θ∨οπ
                                                                                                                                                                                                                                                                                                                                                                                               MOVe.W
                                                                                                        macro
trap
endm
                                                                                                                                                                                                                                                                                                                                                           MOVE.W
                                                                                                                                                                                                                                                                                                                                                                    w.bqns
                                 macro
trap
endm
                                                                      macro
trap
endm
                                                                                                                                                                                                                                                        ped.s
                                                                                                                                                                         macro
                                                                                                                                                                                                                              bne.s
                                                                                                                                                                                                                                                                                                                                                                                                               clr.b
                                                                                                                                                                                                                                                                                                                                                                             bne.s
                                                                                                                                                                                                                                                                                                                                                  ea
                                                                                                                                                                                          .
.
.
.
.
                                                                                                                                                                                                                      tas
                                                                                                                                                                                                                                                                                                                                                         pp.putd"O"
                                                                                                                                                                                                                                                                                                                                                                                            pp.put@"@"
                                                                                                                                                                                                                                                                          pp.fail"O"
                                                                                                                                                                                                                                                                                                                                                                                                              pp.eud.du
                                                                                                                                                                                                                   ppo!!1"0"
                                                                                                                                                                                                                                                                                                           pp.ok"Q"
```

```
; c.poll: consumer poll macro
; format: c.poii pollvariable, registersused, localdata
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; a0 = data structure addr
p.pollm: producer poll macro (for grouped poll variables) format: p.pollm pollvariablebase,offset,localdata
                                                                                                                                                                              ; if not then reset flag
; and inform OS
                                                                      ; data structure addr=a0
                                                                                                                                                                                                                                                              ; al = beg of data area; a2 = beg of my data
; move data to data area
                                                                                                                                                                                                                             ; get data word count
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; save registers
                                                                                                                                           ; flag = C?
                                                                                                        ; P((a0))
                                                                                                                                                                                                                                                                                                                                                             , V((an))
                                                                                                                                           #cflag,flg(a0)
pm.ok"@"
                                                                                                                                                                                                                                                                                                                                     #pflag,flg(a0)
                                                                                                                                                                     #cflag,flg(a2)
#1
                                                                                                                                                                                                                                                  movea.| #dbeg,al
move.w (a2)+,(a1)+
subq.w #1,d0
                                                                                                                                                                                                                             dent(a0),d0
pm.put0"0"
                                                                                                        semi (aØ)
ppollm1"0"
                                                         slice.off
"1", a0
"2", a0
                                                                                                                                                                                                  pm.end"Q"
                                                                                                                                                                                                                                                                                                                                                                                                                                                                    jsr slice.off
movem.1 "2", -(a7)
                                                                                                                                                                                                                                                                                                                                                             semi (ad)
slice.on
                                   p.pollm
                                                                                                                                                                                                                                                                                                                                                                                                                                              c.poll
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       "1", að
                                                                                                                                                                               move.₩
trap
                                                           jsr
lea
adda.l
                                                                                                                                           cmpi.∗
                                                                                                                                                                                                                               ₩. 6 v om
                                                                                                                                                                                                                                                                                                                                       ₩.6×0m
                                                                                                          tas
bne.s
                                                                                                                                                        ped.s
                                     macro
                                                                                                                                                                                                                                                                                                                                                                                                                                                macro
                                                                                                                                                                                                                                          þed
                                                                                                                                                                                                        bra
                                                                                                                                                                                                                                                                                                                                   pm.putð"0"
                                                                                                                                                                             pm.fail"Q"
                                                                                                       ppolimi"O"
                                                                                                                                                                                                                                                                                     pm.putd"@"
                                                                                                                                                                                                                                                                                                                                                           pm.end"O"
                                                                                                                                                                                                                          pm.ok"O"
```

cbo	cpol 1 " 0 "	tas bne.s	semi (a0) cpol 11"G"	; P((*0))
		alr.b	g p	; timeout=false
à	cp.while"0"	cmpi.w beq.s cmpi.b bne.s	#pf lag, flg(ag) mpf.endwh*@* mgo, dg cp.endwh*@*	; while flag not = pflag ; and not timeout
ď	cp.do.do	clr.b trap	semi (a0) #3 *1", a0	do V((aØ))
do	cp.do2" @ "	t o o o	semi (a0) cp.do2"6" cp.while"6"	; p((a0))
ġ	cp.endwh*6*	cmpi.w bne move.w bra	#pflag,flg(a0) cp.time.mg. #cflag,flg(a0) cp.getd*@*	; if flag = P then ; set flag = C
g	cp.time"O"	move.w trap		; else set flag = F ; and report to system
å	cp.getd*e*	*	dent(a0),d0 cp.get@"@" a0,a1 #dbeg,a1	; do = data word count ; al = beg of data area
ġ	cp.getd2"@"	move.w subq.w bne.s	"3", a2 (a1)+, (a2)+ #1, dØ cp.getd2"@"	; a2 = my data ; transfer data to data area
9	cp.get@"@"	clr.b	semi (a0)	; V((*0))
		movem. I jsr	(a7)+, #2# slice.on	; restore registers
		Epu●		
	.pollm:	consumer format:	poli macro (for c.polim polivar	c.polim: consumer poli macro (for grouped poli variables) format: c.polim polivariablebase,offset,registers,localdata
		macro c.pollm	c.pollm	

```
; al \approx beg of data area
; a2 = my data
; transfer data to data area
                                                                                                                                                                                                                                                                                        \#f (lag, f (g(a0)); else set f (lag = F #1); else system #1
                           ; a@ = data structure addr
                                                                                                                                                           do V((a0))
release-on-poli
                                                                                                          ; while flag not = pflag
                                                                                                                             and not timeout
                                                                                                                                                                                                                                                                                                                     ; do = data word count
                                                                                                                                                                                                                                                                                                                                                                                                                                  ; restore registers
                                                                                                                                                                                               ((@e))d
                                                                                                                                                                                                                                       #pflag,flg(a0) ; if flag = P then
cm.time*@**
#cflag,flg(a0) ; set flag = C
cm.getd*@**
         ; save registers
                                                                                       ; timeout=false
                                                         ; P((a0))
                                                                                                                                                                                                                                                                                                                                                                                                            ; V((aØ))
                                                                                                          #pflag,flg(a0)
cm.endwh*@*
#0,d0
                                                                                                                                                                                                                                                                                                                      dent(a0),d0
cm.get0"0"
                                                                                                                                                                                                                                                                                                                                                  #dbeg,al
"4",a2
(al)+,(a2)+
#1,d0
cm.getd2"@"
                                                                                                                                      cm.endwh"o"
                                                                                                                                                                                                                    cm.while"O"
                                                         semi (aØ)
cpollm1"@"
                                                                                                                                                                              "1", 20
"2", 20
semi (20)
cm.do2"@"
                                                                                                                                                                                                                                                                                                                                                                                                                               "E",+(78)
jsr slice.off
movem.l "3",-(a7)
                                                                                                                                                           semi (a6)
                                                                                                                                                                                                                                                                                                                                                                                                             semi (a0)
                         "1", a0
                                                                                                                                                                                                                                                                                                                                                                                                                                 movem.1 (jsr s
                                                                                                          cmpi.w
beq.s
cmpi.b
bne.s
                                                                                                                                                                                                                                                                                                                                                             HOVES.
                                                                                                                                                                                                                                        cmpi.w
bne
                                                                                                                                                                                                                                                             move.¥
                                                                                                                                                                                                                                                                                                                                          HOVES.
                                                                                                                                                                                       adda. I
tas
                                                                                                                                                                                                                                                                                                                        MOVO.W
                                                                                                                                                                                                                                                                                          ₩.evom
                                                                                                                                                                                                                                                                                                                                                  - eppe
                                                                                                                                                                                                                                                                                                                                                                        ₩. ⊕vom
                                                          tas
bne.s
                                                                                       clr.b
                                                                                                                                                           cir.b
trap
                                                                                                                                                                                                                                                                                                                                                                                           bne.s
                                                                                                                                                                                                                                                                                                                                                                                                              clr.b
                                                                                                                                                                                                                                                                                                    trap
                                                                                                                                                                                                            6
6
6
7
                                                                                                          cm.while"O"
                                                                                                                                                                                                                                       cm.endwh"O"
                                                                                                                                                                                                                                                                                                                                                                    cm.getd2"O"
                                                         cpolimino"
                                                                                                                                                                                                                                                                                       cm.time"@"
                                                                                                                                                                                                                                                                                                                    cm.getd"@"
                                                                                                                                                                                                                                                                                                                                                                                                           ст.get0"0"
                                                                                                                                                                                                cm. do2"@"
                                                                                                                                                          cm. do "0"
```

setup.task

Macro

```
; save registers
; get Q address
; get character from Q
; retrieve registers
                                                                                                                                                                                                                                                                                                                                                                                                                              ; save registers
; get Q address
; put character in Q
; retrieve registers
                                   ; base address
                                                                                                                      ; fpcomm: send 68881 command, wait for response
                                                                                                                                                fpcomm
"1",commnd
cmpi.w #8900h,response
wait"@"
                                                          MC68881+1Ø
MC68881+16
                                equ 0f30000h
MC68881+0
equ MC68881+10
equ MC68881+16
                                                                                                                                                                                                                     ; fpwait: wait for data confirmation
                                                                                                                                                                                                                                                                                                                              macro getchar
movem.! "2",-(a7)
lea "1",30
jsr get.c
movem.! (a7)+,"2"
endm
                                                                                                                                                                                                                                                                                                                                                                                                                 macro putchar
movem.! "2",-(a7)
lea "1",a0
jsr put.c
movem.! (a7)+,"2"
                                                                                                                                                                                                                                                           response wait2"0"
                                                                                                                                                                                                                                             fpwait
                                                                                                                                                                                                                                                                                                       ; Other kernel macros
                                                                                                                                                 mecro
move.¥
                                                                                                                                                                                                                                              macro
tst.b
bmi
68881 registers
                                                                                                                                                                                  bed
endm
                                                                                                                                                                                                                                                                                 endm
                                                   ; 68881 Macros
                                                 response
                                                                                                                                                                                                                                                       wa i t2"0"
                                    MC68881
                                                                         operand
                                                                                                                                                                     wait"O"
                                                              commud
```

⊕uq

```
; set PCB as current process; get user SP from PCB; set up as usp; set up SR,PC for task; set up next slice time
                                                                                                                                                                                                                                           ; save usp
; get current processes PCB
; store SP
; store SR,PC
                                                                                                                     ; if so, clear flag
; retrieve registers
                                                                                              ; is this a sliced task?
                                   progr(a5),-(a7)
statr(a5),-(a7)
clock,dØ
#slice.time,dØ
dØ,nxt.slc(a5)
#Ø,slc.flg(a5)
sut.2m@n
slc.flg(a5)
adØ(a5),-(a7)
(a0)+,a1-a6/dØ-d7
(a7)+,aØ
                                                                                                                                                                                                                                                    movea.1 cp.a5
move.1 a0,stak(a5)
move.w (a7)+,statr(a5)
move.1 (a7)+,progr(a5)
 move. | a5,cp
movea. | stak(a5),a0
move a0,usp
move. | progr(a5),-(a
                                                                                                                                                                                                                                store.task
                                                                                                                                                                               check. TO
                                                                                                                                                                                                                                          Oe'dsn
                                                                                                                                                шо∨ош.
шо∨о. і
                                                  move.
                                                                                                                                                                                                                                пасто
                                                                                                                                                                                                          ⊕udm
                                                                                                                                                                                                                                             O V OE
                                                                                                                                                                                sut.2"0"
```

•

Appendix A2
RTMOS Software Listing

••••••	•		**********	
; board fla	9s (whi	ch is thi	; board flags (which is this compiled for?)	اودن)
board4		n ●	6	
board3		200	•	
board2		200		
numboards	⊅	m		
•••••	•			
equates	••••			
•••••••	•			
	*=	Post d		
shared		700	685666h	
myoffs		70	-	
•	•nd i f			
	<u>.</u>	board3		
shared		200	0 85000h	
myoffs		200	~	
	•nd:			
,	<u>.</u>	board2		
shared		ე •	5000h	
myoffs	:	⊃ •	•	
	- 900			
history		2 6	shared+2000h	£
dualport	700	0f38000h	£	
start.rom	200	0f80000h	••	start of ROM
start.pc	200	start.r	m+400h ;	start of program
stack	Ī	⊃ •		
scratchpad	200	2000h	•	starting address of scratchoad rem
sur.fail.info	ر و ا	nb•	0.010h	
. 68681 DUART Registers	RT Regis	# t 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		
)			
spease		7 b	@fe8@@@h	
	•) b c		, mria,mrza,
	0	, i		
618 0		_ •	77	. Commend reg a

; command reg a	; aux control reg ; input port config reg	; int mask reg	; counter/timer upper reg	Gen rewo! ;	; int vector reg	; output port config reg	; start counter command	; stop counter command		spbase+stp
7	o		Ødh	0 fh		16h	1dh		spbase+strt	spbas
nb.	o •	9 6 4 4 4 4	n b €	nb e	19h	n b e	n b●	1fh	sppas	n b e
o €	n ●	nb e	;		nb e			000	nbe	
ora bufa	por Pod	LE V	ctur	ctir	. <u>.</u>	oper	strt	stp	strt.loc	stp.loc

scratchpad	ong 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
		2022	0 0 0 0 0 0
0 10	fong word		genol Ponge
	clock clock.now vælid stop.flag temp	paraml param2 param3 param4	TOPCB.flg stat.hold nextsync

; local data storage for tasks

00	0	1	0
0 c c c	7 CO		long
	long	groj	7) -
MIXdata	storedata BIdata	transdata	Cdata

detidata equ 5.116 detidata org 5.52 detidata equ 6.52 detidata equ	s s s
--	-------

ochar	ĝ.	long word \$+254	obuf,obuf	; output character queue
icher	gro	Long Word	ibuf, ibuf	; input character queue
reedy		board4 3,37 word 3,37 syncPCB,outPCB	3,37 ,outPCB	
ready		board3 word 3,37 syncPCB,outPCB	3,37 ,outPCB	; ready Q
ybee1		board2 word syncPCB	board2 word 3,37 syncPCB,outPCB	g vbeer ;
timer	i. long	board4 word m453PCB	board4 word 8,32 m453PCB,det311PCB	
t igen	ji puo ji pio ji pio	board3 word transPC	board3 word 9,31 transPCB,m443PCB	. timen Q
t i 100 r	if if long	board2 word BIPCB,	board2 word 9,31 BIPCB,storePCB	; timer Q
a	Pool	5		; current process pointer
Q. done		5	••	
	• 6 e d			
; eee to	PCBs	restant PCBs	• • • •	
; PCB offsets	sets			

Non-Contract Property and Contract Cont

next		n ŏ •	- 	link to next PCB in	ď
stak		700	••		
statr		200	••	task status register	
Progr		⊅	70	current tesk PC	
delta		200	••	timer Q wait time	
relak		700	18	time to leave timer Q (clock+delta)	Q (clock+delts)
2	700	22	timeout	time (on poll)	
T0f19		76	••	timeout check in progress flag	gress flag
slc.flg		200	28	sliced task flag	
alc.inh		200	36	slice inhibit flag	
nxt.slc		200		next slice time	
9 P 4	⊃ ⊕	36	; special a	storage for a@ in slice	ic•
i nPC8	-	Buo!	innext, inSP		; character input task
	000	cher in			
	0 o o	0,0,0			
	#OLG	•			
	No.				
	0	9,0			
dSO:	o Gr	997 + 100 9 0 0 0	•		
4		•			•
octPCB	•	Bro.	outnext, outSP		; character output tesk
	PLOM.	initSR			
	Buo_	charout			
	gro-	0,0			
	Word PLOM	•			
	DLOM	6,1			
	B uo	9			
	gro	\$ +16@			
outSP		⊅	••		
TOPCR		500	e TOSP	time	timeout reporter task
	Pros	in tSR			
		TO reporter	.ter		
		6	į		
	For	0,1			
	Guol	6,6			
	gro	\$+160			
TOSP		nb•	••		
syncPCB		iong	syncnext, syncSP	ncSP	
i •	PLOM	initsR			
	Pool	SVACtask			

syncde (ta, b, b) 6, 6, 1 6, 6 5+166 equ \$	long Binext, BISP in itSR Bitask matdelta, waitdelta 0,0,1 0,0 \$*160	storenext, storeSP intSR storetask matdelta, waitdelta 0,0,1	s nbe	iong Kinext,KISP initSR KItask matdelta,waitdelta 0,0,1 6,0,1	s nbe	transnext, transSP in itSR transtask matdelta, waitdelta 0,0,1	\$ nbe
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	\$ \$ 0 \$ \$ 0	000000000000000000000000000000000000000		\$,	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
syncSP	BIPCB BISP	storePCB	storaSP	KIPCB	KISP	transPCB	transSP

initSR Ctask matdelta,waitdelta 0,0,1 8,160	long m454next,m454SP initSR m454task matdelta,waitdelta 0 0,0,1 0,0	long m453next,m4535P initSR m453task matdelta,waitdelta 0,0,1 0,0,3	£9	long m443next,m443SP initSR m443task matdelta,waitdelta 0,0,1 0,0,1 6,0,0 \$+160	long Ainvnext, AinvSP initSR Ainvtask mætdelta, waitdelta
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	\$ \$ o	\$ - 0 - 0 - 0 - 0 - 0 - 0 - 0 - 0 - 0 -	S	₽ Ø Ø Ø Ø Ø • • • • • • • • • • • • • • •	¥ord long
S S S S S S S S S S S S S S S S S S S	m454PCB	m453PCB	m453SP	m443PCB	AinvPCB

6,6,1 6,66 64c 8	long det4next,det4SP initSR det4tesk matdelta,waitdelta 0.0,1	8+166 •4c	det3@next,det3@SP initSR det3@task matdelte,weitdelte 0,0,1	s nb•	det3inext, det31SP in tSR det3itask matdelta, waitdelta 0,0,1	0 OF	det32next,det32SP initSR det32task matdelta,waitdelta 0,0,1 0,0 \$+160	s nbe	det33next, det33SP
\$ 000 GLO	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Q.	00000000000000000000000000000000000000	•	00000000 0000000 -33-0		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1	long
A:nvSP	det4PCB	detASP	det30PCB	det30SP	det31PCB	4616700	det32PCB	det32SP	det33PCB

initSR det33task matdelta,waitdelta 6,6,1 6,6 8+166	det34next, det34SP initSR det34tesk matdelte, weitdelte 6,6,1	\$ nbe	det35next,det35SP initSR det35task matdelta,waitdelta 6,6 8,166 8-166	det36next,det36SP initSR det36tesk metdelte,weitdeite 6,6,1	6 75€	det37next,det37SP initSR det37task metdelta,weitdelta
D 00 00 D 00 0 0 0 0 0 0 0 3 3 - 0		•	00000000 0000000 00000000 00000000	0 0 0 0 0 0 0 0 C C C C C C C C C C C C		0.00 0.00 0.00 0.00 0.00 0.00
956539S	4.5.4.P.C.B	det34SP	det35PCB	det36PCB	det36SP	det37PCB

\$+160 equ \$	det38next,det38SP initSR det38task matdelta,waitdelta 0,0,1	s nbe	det39next,det39SP initSR det39task matdelta,waitdelta 0,0,1	\$	det310next, det310SP initSR det310task matdelta, waitdelta 0,0,1 0,0,1	det311next,det311SP in:tSR det311task matdelta,waitdelta 0,0,1	det312next,det312SP initSR det312task
gro		7	00000000 0000000 - \$\$0		2 3 3 - 0 0 0 0 0 0 0 0 0 0 0 0 0 0	9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	long brow long
det37SP	det38PCB	det38SP	det39PCB	det39SP	det310PCB	det311PCB	det312PCB

matdelta,waitdelta 0,0,1 0,0,8 \$+160 \$ det313next,det313S initSR	det313task matdelta,waitdelta 0,0,1 8,160	det314next, det314SP initSR det314task matdelta, waitdelta 0.0.1	8,0 \$+160	det315next, det315S initSR det315task matdelta, waitdelta 0,0,1	ы ы		equ 0200h	links
long long word long org det312SP equ det313PCB long word	long long word word long org det313SP equ	det314PCB long word long long long long	long org det314SP equ	Δ	det315SP equ tasks.end equ	e 5 e d	initSR	; initial Q setup

Apreod 4

```
outPCB
Ø
Ø
      outPCB
Ø
                                                                                                                   det37PCB
det38PCB
det39PCB
det310PCB
                                                                                                                                                                                                                                                                                       det31PCB
det32PCB
det33PCB
det34PCB
det35PCB
                                                                                                                                                                                                                                                     det3@PCB
                                                                    det36PCB
                                                                                                                                                                                                                                        m454PCB
                                                det4PCB
                                                                                                                                                                                                      board3
inPCB
                                                                                                                                                                                                                            nbe
                                                                                                                                                                                                                                                                                          ⊃
0
                                                                      edn
                                                                                                edu
                                                                                                                         det37next
det38next
det31next
det311next
det313next
det313next
det315next
                                                                                                                                                                                                            synchext
innext
outhext
KInext
transnext
syncnext
innext
coutnext
Kinext
transnext
Cnext
m454next
m443next
                                                                           det3Ønext
det31next
                                                                                        det32next
det33next
det34next
                                                                                                             det35next
det36next
                                                                                                                                                                                                                                                                         Ainvnext
det4next
det30next
det31next
det32next
det33next
det34next
                                                                                                                                                                                                                                                Cnext
m454next
m453next
m443next
                                                                    det4next
```

_	60 nb	_	_	9 nb	_	6 0 nbe		_	9 nb•	_	endif	if board2	equ inPCB	equ outPCB	9 nb e	CPCB			g nbe	Ī	g nbe	g nbe		equ det312PCB	0 nbe	_	_	g nbe	g nbe	g nbe	9d n 09	_	edn (g	ed n be	edn @	edn Ø		equ det313PCB	et314PC	
t35nex	et36nex	t37nex	et38nex	det39next	det31Ønext	det311next	det312next	۲	14	det315next			synchext	innext	outnext	KInext	BInext	storenext	transnext	Cnext	m454next	LO.	×	Ainvnext	det4next	_	t31nex	e t	et33nex	t34nex	£3	t36nex	t37	t38nex	S	t31@nex	det311next	_	13nex	4-4-31 4-5-4

; timer (wait times

	3 5	3 3				Ki done mt zo nz rate mystem mync every .5 men
we i tde I te	2 2	1000		init	¥	initial Ki delay 1 sec
TO.time slice.time	3	7.0	00000	٠٠ <u>۴</u>	- - -	time till slice $m \cdot 1$ sec
	6.0					
Data Structures	יוביים בי		•			
		Producer/Consumer flag	umer flag	• •		
	33	ie Data word count	***************************************	• • •		
	ç	shered				
į.		2	•			
	₽	~ \$	•			
		3	· •• (
04150	,	2 7 • •	.			Producer flag
ff 00		200	6 fth		· · ·	Failure flag
KIstart	PLO#	by to	9,0			
	P 10	6				
KIend	, }	\$	0,0			
	PLOM	cf leg				
	PL0.	0				
storestart	byte	9,				
	Word	C4 90				
	D L O B	~ 6				
transstart	byte	9				
	PLOM	of 1.89				
P 000000	# 0 # 4 × 4	2 0				

	9 ,	9	(e,		e ë		9		0		
cf *8	byte of lag	مرية - عود - عود	0 - L	0 0 0 0 0 0 0 0 0	0,0 0,1 0,0	6 1 5 6	6,6 0,1 0,0 0,0 0,0	byte of leg	0.00 0.00 0.00 0.00	byte of leg	6,6 cflag 32 8+64	* 7
P10#	Ford		1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	Pios Pios	\$ P P P P P P P P P P P P P P P P P P P	PL08		P 0	E Syte	P10#	e sore	2 2 0 0
	Catart	Cend	ad63start	Pc 96976	m443start	*443e nd	m454start	m£54end	Ainvatert	A i nvend	det4start	det3start sblocksize

s ;	د ا عن	18	2+36	0,0	cflag	18	3 +36	0'0	cflag	18	\$+36	0,0	cflag	18	2 +36	0,0	cflag	18	8 +36	0,0	cflag	18	\$+ 36	0,0	cflag	18	\$ +36	8,8	cflag	18	8 +36	0,0	cflag	18	\$ +36	0,0	cflag	18	\$ +36	0,0	cflag	18	\$ +36	0,0	cflag	
byte	No.	₽LO ≱	gio	byte	Word	Word	org	byte	PLOM	Mord	610	byte	word	Word	org	by te	word	Word	org	byte	word	Word	gro	byte	word	Word	gro	byte	Word	word	gro	byte	word	word	org	byte	Word	word	gro	byte	Word				*ord	
det30start				det31start				det32start				det33start				det34start				det35start				det36start				det37start				det38start				det39start				det310start				det311start		

				8,8	₩						
6 + 36 6 + 36 cf ag	\$+36 6,6 cfiag	\$+36 Ø,Ø cflag 18	\$+36 0,0 cflag 18 \$+36	byte cflag 2,0,0	9 10 10	6,0 cf-ag	• 6			6 0,6 2,6 9,6 9,6	2, 6 ag
1 to 2 to 3 to 3 to 4 to 5	¥ & borg	org byte	org byte word org	\$ \$ 0.0	n b o	¥ by t	* bic	v v te v v te v ord	by to	by to ¥ord tord	* * * 0 \$ × 0 0 0 \$ × 0 0 \$ 0 0 0 0
det312start	det313start	det314start	det315start	det4end	det3end eblocksize	det3Øend	det3lend	det32end	det33end	det34end	det36end

										8,8,8,8		rom stack start.pc	buserr.handler addrerr.handler long illinstr.handlr zerodiv.handler
0 t 1 a a				0,0	0,00	0.0	0,0	0 - 0 0 - 0	•	*ord	to	start. Iong	address of the state of the sta
377	300	3 2		377	300	300	by t	977	⊅		90 0 0 0 1 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Bro	grol grol
det37end	det3Bend	det.39end	det316end	det311end	det312end	det313end	det314end	det315end	ver.done	synctab	e e e e e e e e e e e e e e e e e e e	1080 1080 100 100 100 100 100 100 100 10	buserror addrerror illegalinstr zerodivide

chkinstr.handlr trapv.handler long privvio.handler trace.handler line1818.handlr line1111.handlr	other.exception coproc.handler fong format.handler long uninit.handler	start.rom+66h spurious.handlr	long allacto.handir long allacto.handir long allacto.handir	long allauto.handir long allauto.handir long allauto.handir	kernel calls implemented with 68600 TRAPs org start.rom+80h sp8.vec long relorutine ; release apl.vec long report.sys ; report-to-system ap2.vec long sleep.routine ; sleep ap3.vec long rel.on.poil ; release-on-poll ap4.vec long kill.task ; terminate	start.rom.@c@h branch.handler inexact.handler divide.handler underfl.handler overfl.handler overfl.handler coverfl.handler iganal.handler illigal.handler illigal.handler sccess.handler sccess.handler
00000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	gro- gro-			# 00000 # 000000 # 00000000000000000000	
chkinstr trapvinstr privviolation tracevec line1010em	Coprocto formst caisit	spurious	\$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	trapd.vec trapd.vec trapd.vec trapd.vec trapd.vec	fpcpbranch fpcpliesact fpcpuddivide fpcpunderfl fpcpoverfl fpcpsignal pmmuconfig pmmuconfig

```
; no longer checking for TO
                                                                                                                                                                                                                                                        ; 1st sync sets time at 0
; init my sync location
                                                         ; set up ser, sr
                                                                                                                                                                                                                                                                                                          ; enable tick interrupt
                                                                            ; move vectors to RAM ; init DUART
                                                                                                                                                                                                                                                                                                                               ; get first task
                                                                                                                                                                                            ; move initial PCBs, Qs, and date structures to RAM
                                                         moves. I #stack, a7
#6766h, sr
vec.init
                                                                                                                                                                                                                                                        nextsync
synctsb-myoffs
TOPCB.flg
surfsil
                                                                                                                                          #scratchpad, aldl, (al) + #ochar, aldr2
                                                                                                                                                                                                                 setup.PCBs
setup.Qs
setup.dsta
                                                                                                                                                                                                                                                                                                                                                                                   les ready, a6
jar get.Q
setup.task
                                                                                                                                                                                                                                                                                                                                                                                                                          rel.routine store.task
clr.w TOflg(a5)
                                                                                                                                                                                                                                                                                                            cntinit
*******************
                                        ; clear workspace area
                                                                                                                                clr.l
move.u
cmps.l
                 ; eee initia . stion
                                                                   0 - i - o
jeri
jeri
                                                                                                                                                                                                                                                                    0 0 0 0
7 7 7
                                                                                                                                                                                                                                                         <u>6 | 7 . 1</u>
                                                                                                                                                                                                                  L L L
                                                                                                                                                    dr2
```

SANO SESSIONO REPORTED REPORTED REPORTED RESERVED RESERVED BY SANDER OF BESSESSES

tick.handler

cntvector

; guard against tick ; put this PCB on back of ready	; and get new one from front ; re-enable tick			-(87)),dØ ; already a report being ; handled? ; if so then skip	<u>.</u>	•	0 ¢ • • • • • • • • • • • • • • • • • •	; remove stacked SR,PC ; no longer checking for TO	
#6766h, sr ready, a6	put.u get.Q #øf2ffh,sr ask		en trap	94-96/d0	TOPCB. flg, dØ #0, dØ rep. sys. 2	#1, TOPCB. #1g TOPCB. #5 #6766h. #F ready, #6 put. Q	movem.! (a7)+,a4-a6/d0	101 00 00 181	(a7)+, dØ (a7)+, dØ cp, a5 TOf 19(a5)	
	Jan Jan andi. * * * * * * * * * * * * * * * * * * *	6	Report to system trap	movem.	move.w cmp.w bne	6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 to 0	0 0 0	move. I move. I moves. I	
			jes Raport to ayatem trap se	report.sys movem.! s4-s6/d0,-(s7)			rep.sys.2	page control of the page con	kill.task	

```
; put this PCB on back of ready
                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; else flag no timeout
                                                                                              ; already setup for TO check?
; if so them skip
                                                                                                                                  ; else, set flag
; setup new timeout (TO) time
; for this PCB
                                                                                                                                                                                                                                  ; and get new PCB from front
; re-enable tick
                                                                                                                                                                                                                                                                                                                                                                                                          ; if so then flag timeout
; and clear TO check flag
                                                                                                                                                                                                                                                                                                          ; see if a waiting task
                                                                                                                                                                                                                                                                                                                                                          ; get PCB timeout time
; see if past that time
                                                                                                                                                                                                                                                                                ; check.TO routine used in setup.task macro:
                                                                                                                                 #Øffffh,TOflg(a5)
clock,dø
                                                                                                                                                                                                #0700h, sr
jeer release in poll situation ex
jee same as exit but also set ex
jee up timeout check
                                                  **********
                                                                                                                                                                                                                                                                                                        TOf1g(a5),dØ
#Øffffh,dØ
ch.TO.2
                                                                                               #0,T0f1g(a5)
relop2
                                                                                                                                                          #TO.time,dØ
dØ,TO(aS)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  #Of2ffh,sr
                                                                                                                                                                                                                                                                                                                                                         TO(a5), dØ
clock, dØ
ch. TO.2
                                                                                                                                                                                              ori.w #&
ready,a6
put.Q
                                                                                                                                                                                                                                                                                                                                                                                                         #0ffh,d0
T0flg(a5)
                                                                                                                                                                                                                                                                                                                                                                                                                                                           cir.b
                                                                       rel.on.poll store.task
                                                                                                                                                                                                                                                            setup.task
                                                                                                                                    WOVON
                                                                                                                                                                        move.
                                                                                                                                                                                                                                                                                                                                                          move.l
cmp.l
bhi
                                                                                                                                                                                                                                                                                                            ₩.even
                                                                                                                                                                                                                                                                                                                                                                                                         move.b
clr.*
                                                                                                cmp.wr
tne
                                                                                                                                                move.
                                                                                                                                                                                                                                                                                                                      cmp.w
bne
                                                                                                                                                           add. I
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             paged
                                                                                                                                                                                                                                                                                                                                                                                                                                                                        Tts
                                                                                                                                                                                                                                                                                                         check. TO
                                                                                                                                                                                                                                                                                                                                                                                                                                                           ch. TO.2
                                                                                                                                                                                               relop2
```

sleep.routine	 6	store.task	
	s	TOf 19(a5)	; no longer checking for TO
	- 6	#8.080.0F	
	add. I	delta(a5), dØ	timer Q (clock+delta)
	move.	dØ,reicik (a5)	
	Š	put.timer	; put PCB into timer Q
	ea	ready, a6	
	jsr andi.w	get.Q #Øf2ffh,sr	; get PCB at front of ready ; re~enable tick
	setup.task	task	
	paged		
; * * * * * * * * * * * * * * * * * * *	PCBs, Qs,	; essessessessessessessessessessessessess	
; all rout	ines are	; all routines are simply block moves	
setup.PCBs	- ea 	R.inPCB,a0 inPCB,a1	
s.PCB.2	cmpa.l bne rts	move.b (a0)+,(a1)+ #tasks.end,a1 s.PCB.2	
setup.Qs	e e	R.ochar,a@ ochar,al	
s.Q.2	cmpa.l bne rts	move.b (a0)+,(a1)+ #Q.done,a1 s.q.2	
setup.data	8 8 0 0	R.KIstart,a0 KIstart,a1	
s.d.2	- eoEo	move.b (a0)+,(a1)+ #var.done.a1	

		8.d.2		
	8			
; Q put, get operations	get op	operations		
9 t. A	\$	tst.# Q.error	(90)	i any in Q?
9et. A. 2	moves.1	4(a6),a5 (a5),4(a6) aub.w #1, #1,2(a6)	(6) (8) (1) (86)	get front of Q reset Q front putr ; update counters
put.9	5	tst.#	2(96)	; Q full?
	tst.# bne	(66) put.q.2	••	; any in Q?
put.Q.4	nove.	move.! a5,8(a6) (a5) put.q.3	5,4(a8)	1 P
put.Q.2	Gir.i	move.! 85, (a4) (a5) a5,8(a6)	8(86), 84	if so just PCB at rear of Q ilink to current rear mark as last (link=nil) set rear=PCB
put.Q.3	add.	sub.w #1, (a6)	#1,2(a6)	; update counters
Q.error		ge (Q.error	
put.timer		timer, a6 2(a6) Q.error		; Q full?
	tst.*	(86) put. 0.4	••	; any in Q?

300 0 Tronc or 4	; last in Q	compare clocks	save this link goto next in Q	; put at front of Q?	insert into Q	; put at front of Q			front=reer?	get rest	get char at rear	; rear=buf end+1?
4(80),84	cmpa.! #6,a4 put.Q.2	reicik(a4),d1; reicik(a5),d1 put.t.3	a4,83 (83),84 ; put.t.2	cmpa.1 #0,a3 put.t.4	a4, (a5) a5, (a3) put.q.3	move.i 4(a6),(a5) a5,4(a6) put.q.3		/put calls •	jar alice.off (a0),d0 4(a0),d1 d0,d1 get.wait	4 (a0), a1;	(•1)•, dØ	264,82
MOVE. I	put.t.2 beq	move.l	3000 3000 5000 1.	put.t.3 beq	3000 3000 1.000	put.t.4 move.! bra	0 00 d.	o character Q get/put calls o	nove. I cap. I cap. I beq	moves.	Move.b	Bodes.
	pot			put		و د			8 t. o			

```
; if so, set front=buf start
                 ; if so, set rear=buf start
                                                                                                                                                                                                                                                                    ; get front pntr
; put char at front
; front now = buf end + 1?
                                                                                                                                                                                                                                                                                                                                                             ; save front putr
                                            ; save rear putr
                                                                                        ; wait by refeasing CPU
                                                                                                                                                                                                                                                                                                                                                                                                           ; wait by releasing CPU
                                                                                                                                                                                                                              ; and front=buf end?
                                                                                                                                                                                           ; rear=buf start?
                                                                                                                                                       ; front=rear-1?
                                           move.! a1,4(a0)
slice.on
                                                                                                                                                                                                                                                                   movea. | (a0), al
d0, (al),
a0, a2
#264, a2
a1, a2
put. 2
                                                                                                                                                                                                                                                                                                                                                             move. | al, (a0)
slice.on
                                                                                                                                                                                                                                                                                                                                                                                                                     movem. ! (a7) +, a0/d0
                                                                                                                                                                                                                                                                                                                                                                                                  movem.1 a\theta/d\theta,-(a7) exit
                                                                                                 (a7)+,a0
get.c
                                                                                                                              jsr s
(a0),a1
4(a0),a2
#1,a2
a1,a2
put.wait
                                                                               aØ,-(a7)
                                                                                                                                                                                                                                                  put.wait
                                                                                                                                                                                                                                #263,a1
a0,a1
                                                                                                                                                                                            #7,a2
a0,a2
put.ok
get.2
                 movea. | a0, a1
adda. | #8, a1
                                                                                                                                                                                                                                                                                                                                    aØ,a1
#8,a1
                                                                                                                                      movea. I
movea. I
suba. I
cmpa. I
                                                                                        ekit
move.l
bra
                                                                                                                                                                                                                                                                             move.b
movea.l
adda.l
cmpa.l
bne
                                                                                                                                                                                           suba. I
cmpa. I
bne
                                                                                                                                                                                                                                suba.1
cmpa.1
beq
                                                                                 move.i
                                                                                                                                                                                                                                                                                                                                            adda.
                                                      jsr
rts
                                                                                                                                                                                                                                                                                                                                                                        jsr
rts
                                                                               get.wait
                                                                                                                                                                                                                                                                                                                                                                                                   put.wait
                                                                                                                                                                                                                                                                      put.ok
                                            get.2
                                                                                                                                                                                                                                                                                                                                                               put.2
                                                                                                                                put.c
```

```
; get task PCB
; set flag to inhibit
                                                                      ; get task PCB
; set flag to enable
                                                                                                                                                                                                                                                                                                                                                                            ; let another report
                                                                                                                                                                                                                                                                                        ** Task to print system message
;** one-shot task put into ready Q by report.sys **
                                                                                                                                                                                                                                                                                                                 ************************************
                                                                                                                                                                                                                                                                                                                                                  ; output message
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; move vectors from start of ROM to start of RAM
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  move.! (a1)+,(a2)+
#start.pc,a1
vec.2
;*** slice enable, inhibit calls **
                            *************
                                                                                                                                                move.! a5,-(a7)
movea.! cp.a5
move.w #1,s!c.inh(a5)
movea.! (a7)+,a5
                                                       move. 1 a5,-(a7)
movea. 1 cp.a5
move.w #0,slc.inh(a5)
movea. 1 (a7)+,a5
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        movea.| #start.rom,al
movea.| #0,a2
                                                                                                                                                                                                                                                                                                                                                 10. reporter moves. | #TO.mesg, s3
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; sessessessessessessessesses
; se Counter initialization se
                                                                                                                                                                                                                                                                                                                                                     message
cir.w TOPCB.flg
terminate
                                                                                                                                                                                                                                                                                                                                                                                                                             *****************
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   cmpa.
                                                                                                                                                                                                                                                page
                                                                                                                       rts
                                                                                                                                                                                                                  rts
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    pue
                                                                                                                                                    slice.off
                                                           slice.on
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         vec.init
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       vec.2
```

put.c

þ.

the control of the co	CONTRACTOR OF STREET,	× × × × ×	75 STEER	56. ASSES	ees assessions on the second		2 0 €
this distance where by the spiral desired while by the spiral desired where the spi							
bhi.a ch.letter power b fiveled ch.letter power b fiveled ch.letter ch.l							
dt. (atter part) dt. (atter part) dt. (atter part) dm. (atter part) dm. (atter part) dm. (atter part) and .asid df. (atter part) synctat page syncta		;	:				
ck.letter cmil. by giving and valid comp. by giving and valid cmil. by giving and valid cmil. by giving and valid cmil. by giving comp. by giving comp. cmil. cmil			s ck.letter b.b #1,velid s end.velid				
end.velid rea page ymctask to sync the clocke of the system synctask moves. By distance being and offset to lat table loc synctask moves. By distance being and offset to lat table loc syncin moves (40,42), 41 ; same as mine? lea syncin moves (60,42), 41 ; same as mine? bree syncin cmp. 43,41 ; same as mine? bree syncin syncin move (43,41 ; same as mine? bree syncin move (40,42), 46 ; sor clocks move (40,42), 47 ; sor	ok. t	etter cmp	. b (A, de .s end.valid .b #F. de				
Section Sect	,	phi mov	s end.valid				
synctask move, w synctab-myoffs, d3 ; update my location synctask move, w synctab-myoffs, d3 ; update my location synctask move, d3, d3 ; update my location synctal, d6, d2 ; set offset to lat table loc syncin move, d3, d3 ; sams as mine? syncin cop, w (30, d3); sams as mine? bee syncin lat. (60, d2), d3 ; sams as mine? bee syncin move. I mataync, d6 ; sync clocks move. I do, mataync, d6 ; sync clocks move. I do, mataync d6 ; update for next sync time sleep bra synctask ; set of the system is synctask ; set offset to late table location sleep ; set of the system syncin move. I do, mataync d6 ; sync clocks move. I do, mataync sleep ; set terminal drivers ; set of the system synctask sync		Page					
synctask move, w synctabomyoffs, d3 ; update my location add; w #1,d3 syncin cmo.w 6(a0,d2),d1 ; ame as mine? lea: syncin cmo.w 6(a0,d2),d1 ; ame as mine? bea: syncin cmo.w #3,d4 cmo.w #1,d4 cmo.w		Task to synd	the clocks of th	he system			
agreeut d'aranctabemyoffs ; set offset to lat table loc syncout lel. #1,42 se sont set offset to table base se sont set of set to table base set offset to table location seme set offset	8 Y 3 C	tesk move	b.w synctab+myoff .w #1,43	fs, d3	update my location		
syncout [ai.] move.] d0,d2 ; add offset to table base a synctab,e0 ; get table location cmp.w d3,d1 ; same as mine? if not then wait be syncin add.w #1,d0 ; go to next table location cmp.w #1,d0 ; go to next table location if numboards,d0 ; go to next table location cmp.w #1,d0 clock move.] naxtaync.d0 ; sync clocks move.] d0,clock is syncout d0,clock is sync clocks move.] d0,clock is sync clocks move.] d0,nextaync is shown a sync time sync table sync table in sync table in contains a sync t		#0<	b.w d3,syncteb-m;	yoffs	set offset to 1st table loc		
syncin move.w 6(a0,d2),d1 ; same as mine? bne syncin ; if not then wait add.w #1,d6 cmp.w #numboards,d6 bne ; go to next table location cmp.w #numboards,d6 bne ; sync clocks move. I nextsync,d8 ; sync clocks move. I d0,clock add.I #syncdelta,d8 ; update for next sync time sleep bra synctask ;************************************		Sout 1st	move.! d0,d; .! @1,d2 syncteb,e@	~	; add offset to table base		
add.w #1,d6 ; go to next table location cmp.w finumboards,d6 bne syncout sync clocks move.1 nextsync,d6 ; sync clocks move.1 d9,clock add.1 #syncdelts,d8 ; update for next sync time move.1 d0,nextsync sleep bra synctask ;	sync	iin GMD bne	move.w 6(a6, w d3,d1 syncin	,42),41	; get table location same as mine? if not then wait		
move.i nextsync.de ; sync clocks move.i de.clock add.i #syncdelta,de ; update for next sync time move.i de.nextsync sleep bra synctask ;eee terminal drivers eee ;eee terminal drivers eee		ppe oug	.e (1),de .e ghumboards,de syncout	80	go to next table location		
bra synctask bra synctask i.e.e.e.e.e.e.e.e.e.e.e.e.e.e.e.e.e.e.e		move andve	1.1 dØ.clock Syncdelte, dØ. dØ.nextsync	80	sync clocks update for next sync time		
1			np synctask				
		terminal dr				1.	•

; acia initialization

```
; see if ready to transmit
                                                                                                                                                                         ; get character from output Q
                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; see if any received
                                                                                                                                                                                                                                                                                                                                ; if so then also send If
                                                                                                                                                                                                                           ; if not then release CPU
                                                                                                                                                                                                                                                                     ; send character
                 ; no parity, 8 bits
; 1 stop
; 9600 baud
; disable interrupts
; enable TX/RX
                                                                                                                                                                                                                                                                      move.b d0, bufa(a0)
                                                                                                                                                                                      charo.3
                                                                                                                                                                                                                                                                                                            btst #2,sra(a0)
charo.4
                                                                                                                                                                                                                                                                                                                                                                                                                                                         #0,sra(a0)
                                                                                                                                                        Spbase, a0
move. ! a0,-(a7)
        spbase, a0
#13h, modea (a0)
#37h, modea (a0)
#0bbh, csra (a0)
#0, imr (a0)
#5, cra (a0)
(a7)+, a0
                                                                                                                                                                                                                                                                                                                                 #1f, bufa (a0)
                                                                                                                                                                                                                                       movem.l (a7)+,d0/a0
bra charo.2
                                                                                                                                                                                                                                                                                          #cr,d⊘
end.charout
                                                                                                                                                                                                                                                                                                                                                                                                                          op ... do
                                                                                                                                                                                                                  movem. | d0/a0,-(a7)
                                                                                                                                                                          getchar ochar, a0
                                                                                                      ********
                                                                                                                                                                                                                                                                                                                                                                                     see console input task eee
                                                                                                                                                                                                                                                                                                                                                      charout
                                                                                                                                                                                                                                                                                                                                                                                                         ****************
                                                                                                                                                                                                                                                                                                                                                                                                                                                          btst
                                                                                                                                                        69
                                                                                                                                                                                                                                                                                                                        beq
move.b
                    aove.b
aove.b
aove.b
aove.b
aove.b
                                                                                                                                                                                                                                                                                          cmp.b
bnee
                                                                                                                                                                                                                               e×:t
                                                                                                                                                                                                                                                                                                                                                                             eSed
                                                                                                                                                                                                                                                                                                                                                      end charout bra
                                                                                                                                                                                                                                                                                                                                                                                                                                       69
                                                                                                                                                                                                                                                                                            check.cr
 coninit
                                                                                                                                                                                                 charo.2
                                                                                                                                                                                                                                                                                                              charo.4
                                                                                                                                                                                                                                                                                                                                                                                                                                                         chari.2
                                                                                                                                                          charout
                                                                                                                                                                                                                                                                                                                                                                                                                              charin
```

AND DESCRIPTION OF STREET STREET, STREET STREET, STREET STREET, STREET, STREET, STREET, STREET, STREET, STREET,

```
; else get character
                                                                                         ; strip upper bit
; convert to upper case
                                                                                                                                                                                                               getchar ichar, d1-d7/a0-a6
                                                                                                                                                                                                                                                 putchar ochar, d1-d7/a0-a6
                                                                                                                                                                                                                                                                                                                                                            ; lower to upper case conversion routine:
                                                                            move.b bufa(a0),d0
andi.b #7fh,d0
jsr upper.lower ; co
putchar ichar,d0/a0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ler ori.w #0700h,sr
movea.l a7,a6
movea.l #2500h,a7
                                                                                                                                                                  ***********
one chari.3
movem.l dØ/aØ,-(a7)
exit
                                          movem.1 (a7)+,d0/a0
bra chari.2
                                                                                                                                                                                                                                                                                                                                                                                               end.up.low
#7ah,d0
                                                                                                                                                                                                                                                                                                                                                                                                                      and.up.low
#20h,d0
                                                                                                                                                                                                                                                                                                                                                                                   #60h, dØ
                                                                                                                                          charin
                                                                                                                                                                                                                                                                                                                       .*** upper. lower ***;
                                                                                                                                                                                                                                                                                                             ******
                                                                                                                                                                                                                                                                                                                                                                                                          cmpi.b
bhi.s
subi.b
rts
                                                                                                                                                                                                                                                                                                                                                                                  upper.lower cmpi.b
bls.s
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ***********
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;*** bus error ***
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        *************
                                                                                                                                                                                                                                                                                       раде
                                                                                                                                          bra
                                                                                                                                                                                                                             rts
                                                                                                                                                                                                                                                                rts
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              buserr, handler
                                                                                                                                                                                                                                                                                                                                                                                                                                               end.up.low
                                                                                                                                         end.chari
                                                                                                                                                                                                                                                   conout
```

```
moves. [ #otherexc.mesg, a3
                                                                                                                 unstack.err move.b #7,d4
moves.l #display@tab,a3
moves.| @buserr.mesg.a3
                                                          end.exc.routine
                                                                                                                                                                                                                                                                                                                         move.b temp, dØ two.bytes.out
                                                                                                                                                me 8 8 8 9 0
                                                                                                                                                                                                                                                                                                                                                                                                                                          message
end.exc.routine
                                                                                                                                                                 (a6) +, temp
exc.stack.out
                                                                                                                                                                                                                                                                                                                                                      temp+1,d0
two.bytes.out
                                       unstack.err
                                                                                                                                                                                                                                    exc les
                                                                                                                                                                                             #cr, d0
                                                                                                                                                                                                         conout
                                                                                                                                                                                                                                                                                                                                                                                            ; ... other exceptions ...
                                                                                                                                                                                                                                                                                                                                                                                                               jsr
                                                                                                                                                                                                                                                                                     *********************************
                                                                                                                                                                                                                                                                                            ; *** exc.stack.out ***
                                                                                                                                                                                                                                                                                                     *****************
                                                                            ; ever unstack. err eee;
                                                                                                                                                                 move.w
jer
                                                                                                                                                                                             move.b
jer
                                                                                                                                                                                                                        move.b
                                                                                                                                                                                                                                                                8
                                                        5
                                       Ë
                                                                                                                                                                                                                                                                                                                                   Ë
                                                                                                                                                                                                                                                                                                                                                                                                                                 other.exception
                                                                                                                                                                                                                                                                                                                          exc.stack.out
                                                                                                                                               excloop
```

(•
•	2
•	•
•	1

	â	<u>.</u>		
	ock tick	inter	rupt handler	
tick.h	sandler ad te	تر و. . ه ـ	tat.b stp.loc #1,clock strt.loc	
	\$ \$ <u>- 3 \$</u>		(a7), stat.hold a1-a6/d0,-(a7) timer, a1 (a1) sic.check	i any in Q ?
	Ē		4(81),85	; get first in Q
tick.			reicik (a5), dØ clock, d Ø sic.check	; compare clock values
	2 4 4 5 4		(a5),a2 timer,a6 get.q ready,e6	; save link ; release from timer Q ; put on ready Q
	2 6 2	moves. I cmps. I bne	#8, #6 tick. 000	; last in Q ? ; if not check next in Q
s I a . check		.:	#2000h, stat. hold tick.and	; user task?
	2 2 2 2	moves. I cmp. I bhi	cp,a5 nxt.slc(a5),d8 clock,d0 tick.end	; time for a slice?
	de c	<u>*</u> :	#8,slc.inh(a5) ; tick.end	slice inhibited?
	ě	₩. • v om		138

```
move. I a0.ad0(a5) ; save a0
move usp,a0
movem. I (a7)+,a1-a6/d0 ; retrieve registers saved above
movem. I a1-a6/d0-d7,-(a0) ; save in task PCB
                                                              ; switch tasks
                                                                                                                                                                                                                                                                                                                                                                                                                                          movea.l #illinstr.mesg,a3
message
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   movea.l #zerodiv.mesg,a3
message
                                                                                                                                                                                                                                                                                                                                                                                                 .*** illegal instruction exception ***
                                                                                                                                                                                                                                                                                                                                                                                                                           *************************
                                                                                                                                                                                                                                                                                            ori.w #0700h,sr
                                                                                                                                                                                                                                                                                                         movea.l a7,a6
movea.l #2500h,a7
movea.l #addrerr.mesg,a3
                                                                                                                                                                                                                                                                                                                                                                         end.exc.routine
                                                                                                                                                                                                                                                                                                                                                                                                                                                                          end.exc.routine
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             end.exc.routine
                                                                                                                                                                   movem.! (a7)+,a1-a6/d0
                                                                                                                                                                                                                                              ******
                                                                                       lea ready,a6
jsr put.Q
jsr get.Q
sndi.w #0f2ffh,sr
                                                                                                                                                                                                                                                                                                                                                             unstack.err
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ******
                                                                           #0700h, sr
                                                                                                                                                                                                                                                                                                                                                 message
                                                                                                                                           setup.task
                                                                store.task
                                                                             øri.¥
                                                                                                                                                                                                                      eSed
                                                                                                                                                                                                                                                                                                                                                jsr
                                                                                                                                                                                                                                                                                                addrerr.handler
                                                                                                                                                                                                                                                                                                                                                             J S L
                                                                                                                                                                                            rte
                                                                                                                                                                                                                                                                                                                                                                                                                                                                 -s
                                                                                                                                                                                                                                                                                                                                                                                                                                                                           بر
و
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ğ.
                                                                                                                                                                                                                                                                                                                                                                                                                                                   illinstr.handlr
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    zerodiv.handler
jsr
                                                                                                                                                                     tick.ond
```

movea.} #chkinstr.mesg,a3 message movea. | #line1010.mesg,a3 movea.l #privvio.mesg,a3 movea.! #trace.mesg,a3 message movea.1 #trapv.mesg,a3 priviledge violation exception *** ************************ end.exc.routine end.exc.routine end.exc.routine end.exc.routine end.exc.routine ; easteressessessessessessessessessessesses); ess CHK instruction exception ess *********************** **************** ;*** line 1010 exception *** ******** *** line 1111 exception *** ******************* ****************** message message message *** trace exception *** ***** *** TRAPV exception *** ***** ****** ************** paged page js. ğ. . Ls privvio.handler . J S L G E . J.S. j. O jsr ď. chkinstr.handlr line1010.handlr trapv.handler trace.handler

moves. | #automesg, a3

end.exc.routine

message

٠<u>. ق</u>

allauto.handir

moves.! #!inellll.mesg,a3 · coprocessor protocol violation exception · ******************************** movee.| #coproc.mesg.e3 message end.exc.routine moves. | #format.mesg, a3 message moves.1 #uninit.mesg, a3 moves. | #spur.mesg, a3 suctoventones in the consesses sesses sesses sesses suctoventoned interrupts handler ses ****************************** | see a see end.exc.routine end.exc.routine end.exc.routine end.exc.routine Messem ; e format error exception e eGes sew # E ٦ <u>٩</u> Ę line1111.handlr spurious.handir coproc.handler format.handler uninit.handler

moves.[#overfl.mesg,a3

overfl.handler

```
;. fpcp branch or set on unordered condition exception e
                              moves. | #operand.mesg, a3
                                                                                                                                                                                   moves. | #inexact.mesg, a3
                                                                                                                                                                                                                                                                                                                                                                                                                                                      moves.[#underfl.mesg,m3
                                                                                                                                                                                                                                                                                                                            moves.t #divide.mesg,a3
                                                            moves.! #branch.mesg,a3
                                                                                          end.exc.routine
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     end.exc.routine
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 end.exc.routine
                                                                                                                                                                                                                    end.exc.routine
                                                                                                                                                                                                                                                                                                                                                             end.exc.routine
                                                                                                                                                                                                                                                                   ;efpcp divide by zero exception e
                                                                                                                                         e fpcp inexact result exception .
                                                                                                                                                        ************************
                                                                                                                             *************************
                                                                                                                                                                                                                                                                                                  *****************************
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       *************************

    fpcp operand error exception *

                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; • fpcp underflow exception •
                                                                                                                                                                                                                                                                                                                                                                                                                          *******************
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           je fpcp overflow exception e
                                                                                                                                                                                                                                                                                                                                                                                                                                                                         MOSS SOF
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  #68890
                                                                                                                                                                                                        message.
                                                                                                                                                                                                                                                                                                                                                Besseu
                                                                               Message
                                                                                                                                                                                                                                                                                                                                                               Ē
                                                                                                                                                                                                                          Ē
                                                                                                                                                                                                                                                                                                                                                                                                                                                          underfl.handler
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  operand.handler
                                                                                                                                                                                         inexact.handler
                                                                                                                                                                                                                                                                                                                                 divide.handler
                                                               branch.handler
```

*** ASCII Message Strings ***

```
moves. | #illegal.mesg, a3
                                                                                                                                                                                                                                                                                                                                                                                                                                               moves. | #signal.mesg, a3
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              moves.1 #config.mesg, a3
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             moves. | #access.mesg, a3
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          . parameters is presented and a second and a presented and a second an
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ****************************
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; + prime illegal operation exception +
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     moves. I #stack, a7
#6706h, sr
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ********
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       end.exc.routine
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  end.exc.routine
    message
end.exc.routine
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        end.exc.routine
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             end.exc.routine
                                                                                                                                                                                                                                                                       se fpcp signaling NAN exception +
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                . permu configuration exception +
                                                                                                                                                                                                                  **********************
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        Crash
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  egessem
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  message
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            message
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ⊕6889⊕
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ør: .₩
                                                                                                                                                                            68d
r E
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  .
.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      Ē
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   iliegal.handler
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          end.exc.routine
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              config.handler
                                                                                                                                                                                                                                                                                                                                                                                                                                               signal . handler
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       access . handler
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        crash
```

```
cr,'** CHK Instruction Exception Encountered **', cr, 0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               **,'cr,0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         **, cr, Ø
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 cr,'** Illegal Exception Encountered **', cr, 0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      cr, '** Zero Divide Exception Encountered
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            cr, *** Address Error Exception ** ', cr, 0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       cr,'** Illegal Instruction Encountered
cr,'Timeout reported to system ',cr,8
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         cr,'** TRAPV Exception Encountered **', cr, 0
                                                                                                                                                                                                                                                                                                                                                                                                                         cr,'** Bus Error Encountered ** ',cr,0
                                                                                                                                                                                                                   cr, ** Address Error ** ', cr, 0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  'Instruction Info
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     Access Addr High | ", Carlotter Access Addr Low | ", Carlotter Reg | E, Carlotter Reg | E
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; address error exception error message
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; division by zero exception message
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; CHK instruction exception message
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; illegal exception error message
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; current state at error messages
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; illegal instruction message
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ascii
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ascii
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ascii
                                                                                                                                                                                                                   ascii
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           asci:
    ascii
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   . i ose
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; TRAPV exception message
                                                                                                              ; address error message
                                                                                                                                                                                                                                                                                                                                  ; bus error message
                                                                                                                                                                                                                                                                                                                                                                                                                         buserr.mesg ascii
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  trapv.mesg ascii
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         asci:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 # SC !!
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      otherexc.mesg
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                illinstr.mesg
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   chkinstr.mesg
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  display@dtab
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          addrerr.mesg
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           zerodiv.mesg
    TO.mesg
                                                                                                                                                                                                                             admesg
```

TO THE PROPERTY OF THE PROPERT

; Timeout reported message

```
cr,'** FPCP Inexact Result Exception Encountered **',cr,0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       cr,'** Uninitialized Interrupt Exception Encountered **', cr,0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               cr,'** FPCP Branch or Set on Unordered Condition Encountered
                                                                                                                                                                                                                                                                                                                                                                                                                                                                          cr,'** Coprocessor Protocol Violation Encountered **',cr,0
                                                cr,'** Priviledge Violation Encountered **', cr, 0
                                                                                                                                                                                                                                                              cr,'** Line 1010 Exception Encountered **', cr, 0
                                                                                                                                                                                                                                                                                                                                                                     cr,'** Line 1111 Exception Encountered **', cr,0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ascii cr,'** Autovectored Interrupt Encountered **',cr,0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ascii cr, *** Spurious Interrupt Encountered **', cr, 0
                                                                                                                                                       cr,'** Trace Exception Encountered **', cr, 0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; FPCP branch or set on unordered condition exception message
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    cr,'** Format Error Encountered **',cr,0
                                                                                                                                                                                                                                                                                                                                                                                                                             ; coprocessor protocol violation exception message
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; uninitialized interrupt exception message
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; FPCP inexact result exception message
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; FPCP divide by zero exception message
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; spurious interrupt exception message
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; autovectored interrupt message
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; format error exception message
; priviledge violation message
                                                                                                                                                                                                                   ; line1010 exception message
                                                                                                                                                                                                                                                                                                                          ; linell11 exception message
                                                                                                                                                                                                                                                                                                                                                                          ascii
                                                  ascii
                                                                                                                                                                                                                                                                     ascii
                                                                                                           ; trace exception message
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              uninit.mesg ascii
                                                                                                                                                                                                                                                                                                                                                                                                                                                                               coproc.mesg ascii
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         format.mesg ascii
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      branch.mesg ascii
                                                                                                                                                            trace.mesg ascii
                                                                                                                                                                                                                                                                   line1010.mosg
                                                                                                                                                                                                                                                                                                                                                                            | | nellll.mesg
                                                       privvio.mesg
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        inexact.mesg
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                spur.mesg
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        automesg
```

```
cr,'** PWWU Illegal Operation Exception Encountered **',cr,0
                                                                                                                        cr,'** FPCP Underflow Exception Encountered **',cr,0
cr,'** FPCP Divide by Zero Exception Encountered **', cr,0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     cr,'** FPCP Signaling NAN Exception Encountered **',cr,0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        cr,'** PMMU Configuration Exception Encountered **',cr,0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      cr,'** PMWU Access Level Violation Encountered **',cr,0
                                                                                                                                                                                                                                          cr,'** FPCP Operand Error Encountered **',cr,0
                                                                                                                                                                                                                                                                                                                                                                cr,'** FPCP Overflow Exception Encountered **', cr,0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; PWMU access level violation exception message
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; PMMU illegal operation exception message
                                                                                                                                                                                    ; FPCP operand error exception message
                                                                                                                                                                                                                                                                                                                                                                                                                            ; FPCP signaling NAN exception message
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; PMMU configuration exception message
                                                            ; FPCP underflow exception message
                                                                                                                                                                                                                                                                                                         ; FPCP overflow exception message
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ascii
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        access.mesg ascii
divide, mesq ascii
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        signal.mesg ascii
                                                                                                                                                                                                                                                                                                                                                                  everfl.mesg ascii
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           config.mesg ascii
                                                                                                                        underfl.mesg
                                                                                                                                                                                                                                                  operand.mesg
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     illegal.mesg
```

jee ROM init copy of PCBs, Qs, and data e jee for info see RAM copy above jees info see RAM copy above long obuf, obuf word g or info e jees info e je

Word 6

8.ichar org 8+254

R.ichar word 6

org 8+254

if board4

R.ready word 3,37

	guo	syncPCB,outPCB	
	•nd i f		
	<u></u>	board3	
R.ready		#ord 3,37	, ready 0
	long	syncPCB, outPCB	
	•nd if		
	. -	board2	
R. ready		word 3,37	. ready 0
•	long	8,	
	•ndif		
	<u>ب</u> و :	bos d	
R.timer		word 8,32	
	long	m453PCB, det311PCB	
	•udif		
	4 -	_	
R.timer		word 9,31	: timer A
	long	Š	
	• pue		
	<u>.</u>	board2	
R.timer		word 9,31	; timer G
	long	BIPCB, storePCB	
	• udi •		
R. co	guo-	0	
•			
R. inPCB		long innext, inSP	
	prom	initsR	
	long	charin	
	long	0,0,0	
	word		
	plow	6,1	
	long	0,0	
	guo	\$ +160	
A P P P	-	Strong Axeo	
	7 OLO	initsR	
	000	Charles to	
	000	8.8	
	DLO*	. 60	
	brow	6.1	
	000	6	
	670	\$+160	
a topog			
מיוטי.א	7	TCO . 00 BUO!	
	5	ו ניטוע	

TO.reporter 6,0,0,0 0,1 6,1 8,160	synchext, syncSP in itSR synctask syncdelta,0,0 0,0,1 0,0	long Binext,BISP initSR Bitask matdelta,waitdelta 0,0,1 0,0	storenext, storeSP initSR storetask matdelta, waitdelta 0,0,1	long KInext,KISP initSR KItask Matdelta,waitdelta 0,0,1	transmext, transSP initSR transtask matdelta,waitdelta
000000 00000 00000 00000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	P 00 00 00 00 00 00 00 00 00 00 00 00 00	01 0 0 0 0 0 0 0 0 - 0 0 0 0 0 0 0 0 - 3 3 - 0	> > - o	Long long
	R.syncPCB	R.BIPCB	R.storePCB	R.KIPCB	R.transPCB

6 6,0,1 6,0 8+168	long Cnext,CSP initSR Ctask matdeita,waitdelta 0 0,0,1	m454next,m454SP initSR m454task matdelta,waitdelta 0 0,0,1	m453next,m453SP initSR m453task matdelta,waitdelta 0,0,1	m443next,m443SP initSR m443task matdelta,waitdelta 0,0,1 8,0	Ainvnext,AinvSP initSR Ainvtask matdelta,waitdelta
long ¥ord long org	p	m con o o o o o o o - o o o o o o o o o 	m c p m m m m m m - 0 0 0 0 0 0 0 0 3 \$ - 0	5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	Long Fong Tong
	R.CPCB	R.m454PCB	R.m453PCB	R.m443FCR	R. JinvPCB

ALONG O SECRETION OF SECRETION

6,0 \$+160	dettnext,det4SP initSR det4task matdelta,waitdelta 0,0,1	det30next,det30SP initSR det30task matdelta,waitdelta 0 0,0,1	det31next,det315P initSR det31task matdelta,waitdelta 0,0,1 0,0	det32next,det32SP initSR det32task matdelta,waitdeita 0,0,1 0,0	det33next,det33SP initSR det33task matdelta,waitdelta 0
long	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	6 p c c c c c c c c c c c c c c c c c c	0	# # - 0	ong ong
	R.det4PCB	R.det3&PCB	R, det31PCB	R.det32PCB	R.det33PCB

8,0 8+160	det34next,det34SP initSR det34task matdelta,waitdelta 0,0,1	det35next,det35SP initSR det35task matdelta,waitdelta 0,0,1 0,0	det36next, det36SP in i tSR det36task matdelta, waitdelta 0,0,1 0,0	det37next,det37SP initSR det37task matdelta,waitdelta 0,0,1	det38next,det38SP initSR det38tmsk mmtdelta,waitdelta 0,0,1
0 0 0	\$	D D D D D D D D D D D D D D D D D D D	gro	5 p 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	00 00 00 00 00 00 00 00 00 00 00 00 00
	R. det34PCB	R.det35PCB	R.det36PCB	R.det37PCB	R.det38PCB

991+6	det39next,det39SP initSR det39task matdelta,waitdelta 0,0,1	det310next,det310SP initSR det310task matdelta,waitdelta 0,0,1 6,0,1	det311next,det311SP initSR det311task matdelta,waitdelta 0,0 0,0 \$+160	det312next,det312SP initSR det312task matdelta,waitdelta 0,0,0,1	det313next, det313SP initSR det313task matdelta, waitdelta 0,0,1
מונס	R.det39PCB long word long long word long word long	R.det31@PCB long word long long word fong org	R.det311PCB long word long long word long word long word long org	R.det312PCB long word long long word long long word long	R.det313PCB long word long long word long

det314next, det314SP		det314task	matdelta, waitdelta		0,0,1	0	\$+160		001000n (0000000000000000000000000000000	10.03R	GGCSISCASK	a stdeita, waitdeita	,	6,6,1	6,0	S +160	0.0	cf tag		· 60	byte 0,0) 	0	0	Cf ag		0	0.0	cflag	. 0	0,0	cflag		0,0	cflag	, S	byte 0,0	04130
long	word	long	long	900	word	000	org	-	7	D 40	5 -	600	gio.	0L0¥	long	org	byte	Mord	P Lox	Plow		word	word	word	\$ \$	* ord	word	word	by to	word	≱ord	by te	word	word	byte	¥ord	Word		₩ C L C M
R.det314PCB								R. det315PCB									R.KIstart				R.KIend				R etorestart				R.transstart			R.transend			R.Cstart			R.Cend	

6,0 6 0,0 6,0 cflag	0,0 cflag 0,0 cflag	0,0 cflag 0,0 cflag	6,0 cflag 6,0 cflag	0,0 cflag 32 3+64	& 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	8+36 6+36 cflag 18 8+36 6,0 cflag
R.m453start byte word word R.m453end byte	R.m443start byte word word R.m443end byte word	R.m454start byte word word S.m454end byte word word word word word	R.Ainvstart byte word word N.Ainvend byte word word word	R.det4start byte word word	R.det38start equ	R.det31start byte word word org R.det32start byte

```
word 18
org $436

R.det33start byte $6,0

R.det34start byte $6,0

R.det35start byte $6,0

R.det35start byte $6,0

R.det35start byte $6,0

R.det37start byte $6,0

R.det37start byte $6,0

R.det39start byte $6,0

R.det39start byte $6,0

R.det31start $6,0

R.det313start $6,0

R.det813start $6,0

R.det818 $6,
```

R.det314star	ب	by te	e o
prom	word	cflag	
	¥ord	18	
	org	\$ +36	
R.det315star	ب	byte	6
	plow	cfiag	
	₽LO₩	18	
	glo	\$ +36	
R. det4end	by to	0	
	Word	cf ao	
	plow	2,0,0	
R.det3end	⊃ 6	69	
R. det3Øend	bvte	9	
	*ord	cflag	
	Word	2,0,0	
R. det31end	byte	0	
	prow	cfiag	
	plow	2,0,0	
R.det32end	byte	0	
	Pow	cflag	
	word	2,8,8	
R.det33end	by te	0,0	
	word	cfing	
	word	2,0,0	
R.det34end	byte	e e	
	word	cflag	
	word	2,0,0	
R.det35end	byte	0,0	
	word	cflag	
	word	2,0,0	
R.det38end	byte	0,0	
	word	cflag	
	word	2,0,0	
R.det37end	byte	ø,	
	Word	cflag	
	word	2,0,0	
R.det38end	byte	0,0	
	word	cflag	
	word	2,0,0	
R. det39end	by te	0,0	
	Plow	cflag	
	word	2,0,0	
R. det.318and	by t	0	

```
word cflag
word 2,0,0,0
R.det311end byte 0,0
R.det312end byte 0,0
Word 2,0,0
R.det313end byte 0,0
R.det313end byte 0,0
word cflag
word cflag
word cflag
word cflag
word cflag
word 2,0,0
Word 2,0,0
Word 2,0,0
Word 2,0,0
Word 2,0,0
```

Appendix A3
Applications Tasks Listing

		8061 in		医神经 化对子性合物 计自动设计 化电子 化二甲基苯甲基苯甲基苯甲基苯甲基苯甲基苯甲基苯甲基苯甲基苯甲基苯甲基苯甲基苯甲基苯甲
		8061 in		
*******			8061 interface routines	.ee 8061 interface routines
; BItask:	form BI f	rom 80 b;	y copying all l	; BItask: form BI from BO by copying all but column of failed surface
BItask		move.b	move.b surfail, dØ	; get failure dats word
	a	ob, sur.	0	; if no fail then signal as ; such
	btst	#0, d0		; left elevator failure?
LEfail	, e	move.b setBI	#Ø, d1	
812	btst	#1, dØ		; right elevator failure?
REfail	7 a	move.b	#1.41	
віз	btst	#2,d0		; left alleron failure?
LAfail	, e	move.b	#2,d1	
814	btst	#3, dØ		; right aileron failure?
RAfail	# # # # # # # # # # # # # # # # # # #	move.b	#3,d1	
BIS	btst	#4h, dØ		; no flaps in model so act
LFfail	- La	move b	#0ffh,d1	<u>?</u> :
816	b ts b ts	#5h, dØ BI7		
RFfail	- A	move, b	#Øffh,dl	
917	btst	#6h, dø		; rudder failure?

port o recessor o representa o serverar o recessor	8508° 5	S2225	36 ex		AND STANDARD SECRECASES ASSESSED FRANCISCO CONTRACTOR OF THE SECRECASION OF THE SECRECASI	
1010-201 0-1010-1010-1010-1010-101						
	Rudfæil	₽	LFfail move.b	** 4 4 d 1		Madhaife a' an Madha
	setBI		d.eve.b	dl, Bidata	; prepare to set up BI	
		 	80,a0 81,a1		; set pointers for transfer	
		1.10	4 5			
					; previous routine signals ; column to skip	
	setBI6	bne edde.i bre	cmp.b setBI4 #20,a0 setBI5	d1,d2	; this column? ; if so then skip	
	setBI4		clr.1	43		
	setBI3	add.b cmp.b	move. #1, d3 #5, d3 setBI3	(aØ)+,(al)+	; else copy to BI	
	setBIS	cmp.b bne	add.b #5,d2 setBI6	#1,42	; done all columns?	
		p.poll c.poll s.eep	KIstart, KI e nd,d0	KIstart,BIdata KIend,d0-d1,BIdata	; start KI computations ; wait for results	
		ė,	BItask			
	; storetask:	t ske and	KI matrix computed store in dual port	~.જુ	convert to scaled integer, r 8061	
	storetask	c.po11	storesta	storestart,d0-d1,storedata	lata ; wait for start signal	
		move.b cmp.b beq	storedata,dØ #Øffh,dØ storenone	0p,e.	; see if no fail	1
		e -	KI, a0	; set s	source, destination pointers	160

	0 - L - C - L - C - C - C - C - C - C - C	MIX,al d2		
stt4		011.1	d3	
stt5	p u q	cmp.b stt9	d3,dØ	; failed surface?
s tt8	jsr bra	move. #0,d5 storeMIX stt3	#ø,d5 ×	; if so store 0
s ttg	bed cmp.b	cmp.b stt8 #5,d3	#4,d3	; check for flaps (not used)
stt2		move.i convMIX storeMIX	(aØ) +, d5 ; ;	; else get data from KI convert to scaled integer store in dual port
stt3	cmp.b bne	add.b #7,d3 stt5	#1,43	; done with this column?
	add.b cmp.b	#3, d2 stt4	юр :	; done with all rows?
	s leep bra	storetask		
storenone		WIX,al nofail,a@ d2		; if no fail, then store ; nofail matrix
stt7	add.b cmp.b bne	#1,d2 #21,d2 #21,d2 stt7	(a0)+,(a1)+	
	s leep bra	storetask	sk	
; convMIX:	convert (4 bits	from flo to right	ating point to of decimal p	convWIX: convert from floating point to scaled integer (4 bits to right of decimal point)

clock, history+12

move.

```
; wait for signal to start
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             , so the section of the section of the section \mathbf{x} is a \mathbf{x} in \mathbf{x} in \mathbf{x} and \mathbf{x} a
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; store in destination matrix
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; row/column conversions
; multiply by 16
                                                                                                              ; take integer
    #41800000h, d6
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              clock,history+4
transstart,KIdata
transend,d0-d1,KIdata
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      move.! clock,history
KIstart,d0-d1,KIdata
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 m453start,KIdata
m453end,d@-d1,KIdata
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  clock, history+8
                                                                                                                                                                                                                                                                                    fpcomm #4400h
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       Cstart,KIdata
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         d5,0(a1,d4)
                                                                                                                                                                                                                                                                                                                                  d5, operand
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          operand, d5
    move.l
mult65
int5
                                                                                                                                                                                                                                                                                                                                                                                                                                            #6000h
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          #6,44
42,46
#1,46
d6,44
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            p.poll
c.poll
                                                                                                                                                                                                                                                                                                                                                                                                                                                fpcomm
move.l
fpwait
rts
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         clr.l
move.b
mulu
move.l
isf.l
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       move. 1
p.poll
c.poll
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            llog.q
                                                                                                                                                                                                                                                                                                                                      move.l
fpwait
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ₩. ΘVOE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           move.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               eged
                                                                jsr
jsr
rts
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       storeMIX
    CONVMIX
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          KItask
                                                                                                                                                                                                                                                                                    ints
```

AND DECENSION OF THE PROPERTY AND PROPERTY OF THE PROPERTY OF

```
clock,history+24
transstart,d0-d1,transdata
clock,history+28
                                                                                                                                                                                                                      move.1 clock,history+36
Cstart,d0-d1,Cdata
                                                                                                                                                                                                                                                                                                                                                                                    clock,history+52
m454start,d0-d1,m454data
                  clock,history+16
m443start,KIdata
m443end,d0-d1,KIdata
                                                                                                                                                                                                                                                 clock,history+40
m454start,Cdata
m454end,d0-d1,Cdata
                                                                                                                                                                                                                                                                                        clock,history+44
Ainvstart,Cdata
Ainvend,d0-d1,Cdata
                                                                                                                                                              clock,history+32
transend,transdata
                                                                                                                                                                                                                                                                                                                                                                                                             clock,history+56
#4,d0
#5,d1
                                                        clock,history+20
storestart,KIdata
KIend,KIdata
c.poll Cend, d0-d1, KIdata
                                                                                                                                                                                                                                                                                                                              clock,history+48
Cend,Cdata
                                                                                                                                                                                                    transtask
                                                                                                                                                     transBI
                                                                                                       KItask
                                                                                                                                                                                                                                                                                                                                                                   Ctask
                                                                                                                                                                                                                                                                                                                                                                                      move.1
                                                                                                                                                                                                                                                                                                                                                                                                                  move. 1
p. po !!
                                                        дох.
р. р. р. г.
                                                                                                                                                                                                                                                   move.
p.poll
                                                                                                                                                                                                                                                                                        move. p. po 1 l
                                                                                                                                                                                                                                                                                                                              move.l
                                                                                                                          move.
                                                                                                                                                             move. -
                                                                                                                                                                                                                                c.pol1
                                                                                                                                             Move.
                                                                                              ileep
bra
                                                                                                                                                                                           s leep
bra
                                                                                                                                                                                                                                                                                                                                                           sleep
                                                                                                                                                      Sr
                                                                                                                                                                                                                                                                                                                                                                    bra
                                                                                                                          transtask
                                                                                                                                                                                                                                                                                                                                                                                      m454task
                                                                                                                                                                                                                       Ctask
```

```
clock, history+64
m453start,d0-d1,m453data
                                                                                                                                                                                                           clock,history+76
m443stært,d0-d1,m443data
                                        clock,history+60
m454end,m454data
                                                                                                 clock, history+68
                                                                                                                                                                  clock, history+72
m453end, m453data
                                                                                                                                                                                                                               clock, history+80
                                                                   m454task
                                                                                                                                                                                              m453task
                                                                                                                   #5,41
#3,42
BIT,#1
BOKO,#2
DMX,#3
#4, d2
BIT, a1
BI, m2
AMX, a3
                                                                                                                                                                                                                                       #4, d0
#4, d1
#3, d2
CMX, a1
OMX, a2
KI, a3
30ve
                                         move. I
                                                                                  G. poll
                                                                                                       Move.
                                                                                                                                                                    move.
                                                                                                                                                                                                             C.poll
                                                                                                                                                                                                                                 s leep
bra
                                                                                                                                                                                                                                                      HOVE.
                                                                                                                                                                                        s leep
bra
                                                                                  m453task
                                                                                                                                                                                                            m443task
```

sleep

clock,history+84 m443end,m443data

move. I

det35end, det35data

l lod. d

Hove.

```
det33start, d0-d1, det33data
                                                                                                                                                                                              det34start, d0-d1, det34data
                                                                                                                                                                                                                                                                                                          det35start, d0-d1, det35data
                                          det32end, det32data
                                                                                                                                                     det33end, det33data
                                                                                                                                                                                                                                                                det34end, det34data
                                                                                                                                                                                                               det34data,al
#64,al
#3,d4
                                                                                                                                                                                                                                                                                                                          det35data,a1
#64,a1
#3,d4
                                                                                                                                    d5, det33data
                  deter
d5,det32data
                                                                                                                                                                                                                                                d5, det34data
                                                                                                                                                                                                                                                                                                                                                    deter
d5,det35data
                                                                                                                                                                             det33task
                                                                                                                                                                                                                                                                                        det34task
                                                                  det32task
                                         p.poll
                        move.
                                                                                  c.po11
                                                                                                                                                                                              c.poll
                                                                                                                                                     p.poll
                                                                                                                                                                                                                                                                P.poll
suba. I
move. I
                                                                                                                                                                                                                                                                                                           c.poll
                                                                                                                                                                                                                                                Hove.
                                                                                                                                                                                                                                                                                                                                   suba.|
move.|
jsr
                                                                                                                                      move.
                                                           s leep
bra
                                                                                                                      move.
                                                                                                                                                                      s leep
bra
                                                                                                                                                                                                                                                                                 s leep
bra
                                                                                                                              ST
                                                                                   det33task
                                                                                                                                                                                              det34task
                                                                                                                                                                                                                                                                                                          det35task
```

	bra s	det35task
det36task	c.poll	det36størt,dØ-d1,det36data
	suba. I	det36data,al #64,al #3,d4
	30 v @	d5,det36data
	p.pol1	det36end, det36data
	s leep bra	det36task
det37task	c.poll	det37start,d0-d1,det37data
	suba. I move. I isr	det37data,a1 #64,a1 #3,d4 deter d5,detar
	p.po11	det37end, det37data
	sieep	det37task
det38task	c.poll	det38start,d0-d1,det38data
	lea suba.l move.l jsr	det38data,a1 #64,a1 #3,d4 deter
	P. poq. q	det38end, det38data
	s leep bra	det38task
det39task	c.poll	det39start,d0-d1,det39data
	les Suba. I	det39data,al #64.al

```
det312start, d0-d1, det312data
                                                                                                                                                                                                det311start, dØ-d1, det311data
                                                                             det310start,d0~d1,det310data
                                                                                                                                                    det310end, det310data
                                                                                                                                                                                                                                                                      det311end,det311data
                                                                                                                                                                                                                                                                                                                                                                                         det312end, int312data
                                 det39end, det39data
                                                                                                                                                                                                              det311data,a1
#64,a1
#3,d4
                                                                                              det310data,a1
#64,a1
#3,d4
                                                                                                                                 d5, det31@data
                                                                                                                                                                                                                                                  d5,det311data
                                                                                                                                                                                                                                                                                                                                                                      d5,det312data
                                                                                                                                                                                                                                                                                                                                  det312data,a1
               d5, det39data
                                                                                                                                                                              det31Øtask
                                                                                                                                                                                                                                                                                               det311task
                                                           det39task
jsr
move.l
                                                                                                                                                   P.poll
                                                                                                                                                                                                                                                                      p.poll
                                                                             c.poll
                                  llod.q
                                                                                                                                                                                                                                                                                                                                                                                         p.poli
                                                                                                         suba.l
move.l
jsr
                                                                                                                                   move.
                                                                                                                                                                                                 c.poll
                                                                                                                                                                                                                                                     move.
                                                                                                                                                                                                                                                                                                                   c.poll
                                                                                                                                                                                                                                                                                                                                                                       move.
                                                                                                                                                                                                                                                                                        s leep
bra
                                                    s leep
bra
                                                                                                                                                                       s leep
bra
                                                                                                                                                                                                                                                                                                                  det312task
                                                                               det310task
                                                                                                                                                                                                 det311task
```

```
; for i = 0 to m-1
                                                                                                                                                                                                                                                                                                                                                                              ; for j = @ to p-1
det313start, d0-d1, det313data
                                                                                                                det314start, dØ-d1, det314data
                                                                                                                                                                                                                              det315stars, d0-d1, det315data
                                                                     det313end, det313data
                                                                                                                                                                                   det314end, det314data
                                                                                                                                                                                                                                                                                                  de: 15end, det315data
                 det313data,al
#64,al
#3,d4
                                                                                                                                det314data,a1
#64,a1
#3,d4
                                                    d5, det313data
                                                                                                                                                                                                                                               det315data,a1
                                                                                                                                                                                                                                                                          deter
d5,det315data
                                                                                                                                                                   d5, det314data
                                                                                                                                                                                                             det314task
                                                                                              det313task
                                                                                                                                                                                                                                                                                                                            det315task
                                                                                                                                                                                                                                                                                                                                                               q3
                                                                                                                                                                                                                                                                                                                                                                               9
                                                                                                                                                                                                                                                       #64,a1
#3,d4
                                                                                                                                                                                                                                                                                                                                                              c1r.1
                                                                                                                                                                                                                                                                                                                                                                               011.1
                                                                                                                                                                                  p.poll
                                            jsr
move.l
                                                                                                                                                                                                                                                                                                  1100.q
                                                                                                                                                            jsr
move.l
c.poll
                  lea
suba.l
                                                                     llod.q
                                                                                                                c.poll
                                                                                                                                 lea
suba.i
move.l
                                                                                                                                                                                                                                                       suba. I
                                                                                                                                                                                                                                                                                 move.
                                                                                                                                                                                                                              c.poll
                                     move.
                                                                                                                                                                                                                                                                 move.
                                                                                                                                                                                                                                                                                                                                             ; matrix multilply
                                                                                                                                                                                                                                                                                                                    s leep
bra
                                                                                       s leep
bra
                                                                                                                                                                                                     s leep
bra
                                                                                                                                                                                                                                                                          jsr
                                                                                                                 det314task
 det313task
                                                                                                                                                                                                                              det315task
                                                                                                                                                                                                                                                                                                                                                                               mmult2
```

det312task

mmult3	<u>. 1</u>	دار. ط6	ds.	; accum=0 for k = 0 to n-1
mmult4		jsr	materm	; multiply and accumulate
	add.w cmp.w bne	#1,46 46,41 mmult4	••	oext k
	ıs.	storecij		
	add.w cmp.w bne	#1,44 44,42 mmult3	••	; next j
	add.w	#1, d3 d3, d0 mmu t2	••	; next ;
	n t s			
me term		movem.	movem. dØ-d3/d8,-(a7)	-(87)
		#2,46 #2,40	•• ••	Acoloff Bcoloff
	move.l	d8, d2	••	; Acoloff • k
	- n n n n n n n n n n n n n n n n n n n	d4, d2 d2, d1	**	; Bcoloff • j
	l. ls!	#2, d3	••	; Arowoff
	sl. lsl.	#2,d8 d6,a5	••	; Browoff
	■ > o ∈	0(a4, d0), d2 0(a5, d1), d1		; A(i,k) ; B(k,j)
	ŗsį	mu!t12	••	; A(i,k) + B(k,j)
	įsr	a dd25	••	; add to accum

```
; Crowoff
; store at C(i,j)
                               ; Ccoloff * j
                   ; Ccoloff
                                                                                                                                                           fpcomm #4406h
d2,operand
                                                                                     focomm #4400h
dl,operand
                  #2, d@
d4, d1
d1, d@
#2, d3
d3, a4
d5, @ (a4, d@)
                                                                movem.! (a7)+,dØ-d3
rts
movem.! d@-d3,-(a7)
movem.! a3,a4
                                                                                                       #4423h
d2,operand
                                                                                                                           #6400h
operand, d2
                                                                                                                                                                              #4422h
d5,operand
                                                                                                                                                                                                  #6400h
operand,d5
                                                                                                                                                                                                                                                              16
12
16
                                                                                                                                                                                                                                                               2000
2000
2000
                                                                                                                                                                 fpwait
fpcomm
moce.l
fpcomm
fpcomm
moce.l
fpwait
                                                                                          fpves. I
fpcomit
fpcomit
fpcomit
fpcomit
fpweit
                   storeCij
                                                                                                                                                                                                                                                              Acoloff
Bcoloff
Ccoloff
                                                                                     mu|t12
                                                                                                                                                            *dd25
```

```
if y<>j then
                                                                                                                                                                                                    ; for i=0 to n
                                                                                                                                                                                                               ; for j=0 to n
                                                                                                                                                   c.poll Ainvstart, d0-d1, Ainvdata
                                                                                                                                                                                                                           ; y=0
; y2=0
                                                                                                                                                                                                                                          d3,d4
                                                                                                                                                              det4start, AMX
                                                                                                                                                                        AMX, al
CMX, a2
al, a3
#64, a3
                                                                                                                                                                                                                          d 5
C.C.T.
Backe.w
Backe.w
Backe.w
Fs.w
Fs.w
                                                                      p.poll
                                                                                                                                                                                    movea.i
                                                             Macro
                                                                                                                                                                                                     clr.1
                                                                                                                                                                                                               clr.l
                                                                                                                                                                                                                          0.1.0
0.1.1
                                                  endm
                                                                                                                        endm
                                                                                                                                         ; matrix inverse
                                                                                                                                                                          e e
                                                                                                                                                   Ainvtask
                                                                                                                                                                                                     cofactor
                                                                                                                                                                                                               cofloop1
                                                                                                                                                                                                                          cofloop2
                                                                                                                                                                                                                                          cof6
```

Macro

	x=0 x2=0	; if x<>i then	copy A(x,y) to B(x2,y2) x2=x2+1	; x=x+1 if x<>n then loop back	y2=y2+1	; y=y+1 if y<>n then loop back		; next j	; next i	lata	; for i = 0 to n	; for j = Ø to n	
ıo.	•••	.w d6,d2 3	al, Acotoff, d6, d4; a3, Bcotoff, d7, d5 #1, d7;	.w #1,46 46 ;	d5 ;	.* #1,44 44 ;	a0-a2/d0,-(a7) d3,d5 #2,d5 d2,d5 #sblocksize,d5 det3start,d5,a3 (a7)+,a0-a2/d0	#1,43 ; r #4,d3 cofloop2	p 1	det4end,a0-83,Ainvdata Ainvdata,-{a7}	c1r.1 d2	cir.i d3	move.1 d3,d5
bed cof5	cir.i d6 cir.i d7	cmp.w beq cof3	getm al, putm a3, 2dd.w #1,	add.w cmp.w #4,d6 bne cof4	add.w #1,d5	cmp.w #4,d4	movem.1 =0-a2/ move.1 d3,d5 s . #2,d5 add.1 d2,d5 mulu #sbloc p.pollm det3st	add.« cmp.« the	add.w #1,d2 cmp.w #4,d2 bne coffo	C.poll det	7.10	170	, OE
		cof4		cof3		cof5					Ain2	Ain3	Ain4

```
sign of a(k,\theta) term ; copy A(k,\theta) to next lower order
lsl.| #2,d5
add.| d2,d5
mulu #eblocksize,d5
c.pollm det3end,d5,a0-a2/d0-d3,#Ainvdata ; get det(A(i,j))
move.! Ainvdata,d7
                                                            ; determine sign = (-1)**(i+j)
                                                                                                                                                                                                                                                                                                                                                                   movem.! d2-d4/d8-d7/a6,-(a7)
#2,d4
j. simple determinate? (n=2)
det3
                                                                                                                                                     ; divide by det(A) ; store at C(j,i)
                                                                                                                                                                                                                                                                                                                                                                                                                   ; if not: accum=0; for k=0 to n-1
                                                                                                                                move.! d7,d0
(a7),d7
div70
a2,Ccoloff,d3,d2
                                                                                                                                                                                                                                                                                      Ainvend, Ainvdata
                                                                                                                                                                                                                                                                                                                                                                                                                                                  #3f800000h,d6
jsr copymat
                                                                                                                                                                                                                                                                                                                                                          ; matrix determinate routine
                                                                                                                                                                                                                                                                 (a7)+, d7
                                                                                                                                                                                                                                                                                                                    Ainvtask
                                                            d2,d4
d3,d4
#1,d4
Ain5
                                                                                                                                                                                   #1,d3
#4,d3
Ain4
                                                                                                                                                                                                                          #1, d2
#4, d2
Ain3
                                                                                                              neg7
                                                                                                                                                                                                                                                                                     P.poll
                                                             move.w
add.w
and.w
                                                                                                                                           move.l
jsr
putm
                                                                                                                                                                                                                                                                                                                                                                                                                                                    move.
                                                                                                                                                                                                                                                                 move.i
                                                                                                                                                                                   add.w
cmp.w
bne
                                                                                                                                                                                                                          ædd.⊮
cmp.₩
bne
                                                                                                                                                                                                                                                                                                          s leep
bra
                                                                                                                                                                                                                                                                                                                                                                                         cmp.¥
bed
                                                                                                                                                                                                                                                                                                                                                                                                                     017.1
017.1
                                                                                                                                                                                                                                                                                                                                         page
                                                                                                              įsr
                                                                                                                                                                                                                                                                                                                                                                                deter
                                                                                                                                 Ain5
                                                                                                                                                                                                                                                                                                                                                                                                                                                            det2
```

```
matrix, return a3-matrix pointer take determinate of minor matrix will leave out rowsk, cols0
                                                                                                                                                                                 ; take simple determinate
                                             get a(k,0)
Lake dotor(A(k,0))•B(k,0)
establish sign of term
switch sign for next time
add to accum
                                                                                                                                                                                                                                                                                                                                                                                                                                            ; for row = 0 to n-1
                                                                                                                                                                                                                                                                                                                                                                                                                         ; for col = 1 to n-1
                                                                                                                                                                                                                                                                                                                                                    ; A3 + 12 (2nd col)
                                                                                                                                                                                                                                                      ; order 4 matrix?
                                                                                                                                                                                                                                                                                  ; A4 + 16 (2nd col)
                                                                                                                                          move.1 d2,d5
movem.1 (a7)+,d2-d4/d6-d7/a6
rts
                                                                                                                                                                                                                                            movem.i d0-d4/a4-a5,-(a7)
cmp.w #4,d4 ;
                                                                                                                                                                            jsr simple
movem.l (a7)+,d2-d4/d6-d7/a6
rts
                                                                                                                                                                                                                                                                                                      ; A3
                                                                                                                                                                                                                                                                                                                       ; A4
                                                                                                                                                                                                                                                                                                                                                                       ; A2
                                                                                                                                                                                                                                                                                                                                                                                            ; A3
                                                                                                                                                                                                                                                                                                                                                     movea.| al,a4
#76,a4
| al,a5
                                                                                                                                                                                                                                                                                                                                                                                                                          move.w #1,d1
                                                                                                                                                                                                                                                                                                                                                                                                                                            99
                                                                                                                                                                                                                                                                                                                                                                                  #100,a5
a1,a6
#64,a6
                                                                                                                                                                                                                                                                                  movea. | a1,a4
adda. | #16,a4
movea. | a1,a5
adda. | #64,a5
movea. | a1,a6
bra copy4
                                              getan
multø5
mult65
                                                                                                                                                                                                                                                      cmp.w
copy3
       #1, d4
deter
#1, d4
                                                                           neg6
add52
                                                                                                      #1,d3
d3,d4
det2
                                                                                                                                                                                                                                                                                                                                                                                  movea.l
                                                                                                                                                                                                                                                                                                                                                                         movea.
                                                                                                                                                                                                                                                                                                                                                              adda.!
                           add.₩
                                                                                                      add.w
cmp.w
bne
                                                                                                                                                                                                                           page
                                              ρυe
                                                                                                                                                                                                                                             copymat
copy2
                                                                                                                                                                                                                                                                                                                                                       copy3
                                                                                                                                                                                                                                                                                                                                                                                                                                            copys
                                                                                                                                                                                                                                                                                                                                                                                                                           copy4
                                                                                                                                                                                   det3
```

```
; get A2 address
                                                                                                                                                                                                                                                                   ; all*a22 - al2*a21
; return d5=determinate
                     copy matrix entry
                                           ; next row
                                                                                                                                                                                                                ; all * a22
                                                                                                                                                                                                                                                    ; a12 * a21
                                                                       ; next co!
                                                                                                                                                                                                                                                                                                              shared+1000h
                                                                                                    movem.1 (a7)+, d0-d4/a4-a5
                                                                                                                                   move.| d3,d0
|s1.| #2,d0
move.| 0(a6,d0),d0
rts
d0,d3
                                     #4,94
                                                                                                                                                                            movea. | al,a0
adda. | #100,a0
                                                                                                                                                                                                                                                                                                               equ share
matdata
matdata+100h
                    (a4), (a5)+
                                                                                                                                                                                                (a0),d0
12(a0),d5
mult05
d5,d2
                                                                                                                                                                                                                                      4(a0),d0
8(a0),d5
mult05
                                  adda. |
#1, d0
d0, d4
 cmp.w
copy6
                                                         copy7
                                                                       #1,d1
d1,d4
copy5
                                                                                                                                                                                                                                                                   sub52
d2,d5
                     move.
                                                                                                                                                                                                 move.
                                                                                                                                                                                                                                                                          move.l
                                                                                                                                                                                                         move.
jsr
                                                                                                                                                                                                                       move.
                                          add.w
cmp.w
bne
                                                                       add.w
cmp.w
bne
                                                                                                                                                                                                                                      move.
                                                                                                                                                                                                                                              move.
                                                                                                                           paged
                                                                                                             rts
       þed
                                                                                                                                                                                                                                                                                                 page
                                                                                                                                                                                                                                                                    ]SL
                                                                                                                                                                                                                                                      jsr
                                                                                                                                                                                                                                                                                                                       matdata
BIT
AMX
                                                                                                                                                                            simple
copy7
                                                                                                                                        getan
                                    copy6
```

```
0bb5ed289h, 0bf14c986h, 0, 3e7b645ah, 0bc54fdf4h
0bb5ed289h, 0bf14c986h, 0, 0be7b645ah, 3c54fdf4h
0bb102de0h, 0bd450481h, 0, 3f2b7176h, 0bd2f4f0eh
3b102de0h, 3d450481h, 0, 3f2b7176h, 0bd2f4f0eh
0,0, 3ad1b717h, 3d62eb1ch, 0be373190h
                                                                                                                                                                                                                                                                                                ; for j = 0 to
                                                                                                                                                                                                                                                                                                                   ; get BI(i,j)
                                                                                                                                                                                                  word øø10h, ø, ø, ø, ø, ø, ø, ø, ø, øø10h, ø
ø, øø10h, ø, ø, ø, ø, ø, ø
ø, ø, øø10h
                                                                                                                                                         long Øbbded289h,Øbf94c986h,Ø,Ø,Ø,Ø,Ø,Ø,Ø,3ab7176h,Øbdaf4fØeh
Ø,Ø,3ad1b717h,3d62eb1ch,Øbe37319Øh
                                                                                                                                                                                                                                                                          ; for i = 0 to n-1
                                                     dualport+11h
                                                                                                                                                                                                                                                                                                                  move.w d2,d4
#BIcoloff,d4
BI,a1
d4,a1
d3,d4
#2,d4
#2,d4
(a1,d4),(a2)+;
matdata+200h
matdata+300h
matdata+400h
matdata+500h
dualport+20h
                                                                                                                                                                                                                                                                                                42
                                                                                                                                                                                                                                                                                                <u>- 1 - 1 0</u>
                                                                                                                                                                                                                                                                                                                                                                                                     #1, d2
#4, d2
tB13
                                                                                                                                                                                                                                                                                                                                                                                                                                             #1, d3
#5, d3
tBI2
                                                                                                                                                                                                                                                                8 € €
                                                                                                                                                                                                                                            20
                                                                          mixer data
                                                                                                                                                                                                                                                                                                                                                  adda. i
move. i
si. i
                                                                                                                                                                                                                                                                                                                                                                                                    #dd.¥
cmp.¥
                                                                                                                                                                                                                                                                                                                                                                                                                                            add.*
cmp.*
                                                                                                                                                                                                                                                                          1.10
                                                                                               9 0 0 0 0
                                                                                                                                                                      long
long
                                                                                                                                                                                                              Plow
Word
  3 3 3 3
                                                                                                                                                                                                                                             ; control
                                                                                                                                                                                                                                            BIcoloff
                                                                                                                                                                                                                                                                transBI
                                                   surfail
                                                                                                                                                                                                    nofail
                                                                                                                                                                                                                                                                                              tBI2
                                                                                                                                                                                                                                                                                                                    tBI3
CINX
DINX
MIX
MIX
```


	; fp0 -> d7;		; dØ -> fpØ	; fp8 = fp8/d7	; fpØ -> dØ	; d5 -> fp0	; fp8 = fp8 * d8	; fpØ -> d5	; d2 -> fp0	; fp0 = fp0 + d5	; fpØ -> d2	; d2 -> fp@
	fpcomm #44lah d7,operand #6400h		fpcomm #4400h d0,operand	#442@h d7,operand	#6400h operand, d0	fpcomm #4400h d5,operand	#4423h dØ,operand	#6400h operand,d5	fpcomm #4400h d2,operand	#4422h d5,operand	#6400h operand,d2	fpcomm #4400h
e Bad	neg7 move. fpwait fpcomm	fower:	1.evom 67vib	fpcomm fpcomm move.	7	mu t05 move.	fpcomm move. I	foced foced for	add52 move.l	fpress	TPW##IC fpcomm nove.4 fpw##it	sub52


POSSOS A PRESIDENCE POSTOCONO DE SOCIONE E ANTICONO DE PRESIDENCE DE 10000

```
; -d6 -> fp@
                                                                        ; d6 -> fpØ
               ; fp0 = fp0 - d5
                                                                                              ; fp0 = fp0 + d5
                                    ; fp0 -> d2
                                                                                                                   ; fpØ -> d5
                                                                                                                                                                              ; fp0 -> d6
                                                                       fpcomm #4400h
d6,operand
                                                                                                                                                       fpcomm #441ah
d6,operand
             #4428h
d5,operand
                                  #6400h
operand,d2
                                                                                             #4423h
d5,operand
                                                                                                                  #64ØØh
operand, d5
                                                                                                                                                                             #6400h
operand, d6
d2, operand
fpwait
fpwait
fpcomm
move.i
fpcomm
move.l
fpwait
rts
                                                                               fpwait
fpcomm
move.l
fpcomm
move.l
fpwait
rts
                                                                                                                                                              move.|
fpwait
fpcomm
move.|
fpwait
rts
                                                                        mu | t65
                                                                                                                                                        neg6
```

Appendix A4
Schematics


- HOLDER CONTROL CONTROL - PROPERTY - PROPER






AD-R194 886

A MULTIPROCESSOR AVIONICS SYSTEM FOR AN UNMAMMED RESEARCH VEHICLE(U) AIR FORCE WRIGHT RERONAUTICAL LABS WRIGHT-PATTERSON AFB OH D B THOMPSON MAR 88 F/G 12/6 NL



Considerate and analysis of the second secon



REFERENCES

- [1] D. Bursky, "32 bit Microprocessors", Electronic Design, January 8, 1987
- [2] R. Johnson, "Finally, Intel's 386: 4 MIPs And Mountains Of Memory", Electronic Engineering Times, October 14, 1985
- [3] R. Cushman, "EDN's 14th Annual Microprocessor/Microcontroller Chip Directory", EDN, November 26, 1987
- [4] S. Larimer et al, "A Continuously Reconfiguring Multi-Microprocessor Flight Control System", AFWAL-TR-81-3070, AFWAL/FIGL, May 1981
- [5] D. Thompson et al, "AF Multiprocessor Flight Control Architecture Developments: CRMMFCS and Beyond", NAECON 86 Proceedings, May 1986
- [6] K. Driscoll et al, "Multi-Microprocessor Flight Control System", AFWAL-TR-84-3076, AFWAL/FIGL, September 1984
- [7] M. Rosenbaum, "Survey of High Performance Parallel Architectures", BDM/ROS-86-1246-TR, BDM Corp, December 23, 1986
- [8] E. Meyer, "Survey of Multiprocessors", VLSI Systems Design, November 1985
- [9] D. Davis, "Parallel Computers Diverge", High Technology, February 1987
- [10] Ford EEC Subsystems and Applications Department, "Ford 8061 Software Manual", Ford Motor Company, July 1982

REFERENCES (CONTINUED)

- [11] R. Brietzman et al, "Development of an Optimal Automotive Control Custom Microprocessor", SAE Technical Paper Series, 820250, February 1982
- [12] D. Lieberman, "Electronic Products Forum: High Performance Busses", Electronic Products, June 16, 1986
- [13] J. Beaston et al, "32-bit buses the silicon interface question", Integrated Circuits Magazine, February 1985
- [14] K. Marrin, "Bus differences more significant in principle than in practice", Computer Design, November 1, 1985
- [15] Mizar Inc, "MZ8115 CPU Module Users Manual", Revision E, November 1986
- [16] K. Marrin, "Real Time Operating Systems Prove Difficult To Evaluate", EDN, July 11, 1985
- [17] Hunter and Ready Inc, "VRTX/68000 Users Guide", April 1986
- [18] Industrial Programming Inc, "MTOS-68K Users Guide", March 1984
- [19] Motorola Inc, "MC68000-Family Real Time Multitasking Software Users Manual", October 1983
- [20] Software Components Group, "pSOS-68K Real Time Multitasking Operating System Kernel Users Manual", December 1986
- [21] Software Components Group, "pRISM-68K Real Time Interprocessor System Manager Users Manual", February 1987
- [22] Hunter and Ready Inc, "Dijkstra Semaphores Application Note", August 1983
- [23] M. Ben-Ari, "Principles of Concurrent Programming", 1982, Prentice-Hall

REFERENCES (CONTINUED)

- [24] Hunter and Ready Inc, "VRTX and Event Flags Application Note", August 1986
- [25] Hunter and Ready Inc, "Multi-Processor Applications
 Using VRTX Application Note", May 1984
- [26] Motorola Inc, "MC68881 Floating Point Coprocessor Users Manual", 1985
- [27] S. Harris et al, "Software Links Math Chip to 68000-Family Microprocessors", EDN, January 23, 1986
- [28] K. Rattan, "Study of Control Mixer Concept for Reconfigurable Flight Control System", Final Report, AFOSR, September 21, 1984
- [29] W. Press, "Numerical Recipes", 1986, Cambridge Press
- [30] G. Strang, "Linear Algebra and its Applications", 1980, Academic Press
- [31] G. Andrews et al, "Concepts and Notations for Concurrent Programming", ACM Computing Surveys, March 1983
- [32] Motorola Inc, "VME Bus Specification Manual", Revision B, August 1982
- [33] B. Ray, "Aerodynamic Characteristics of the XBQM-106 Unmanned Research Vehicle Modified For Flight Control Reconfiguration", AFWAL-TM-86-183, AFWAL/FIGC, April 1986

VITA

Daniel B. Thompson was born on 12 October, 1960 in Dayton, Ohio. He graduated from Wayne High School in 1978 attended Wright State University in the Computer Engineering During his studies at Wright State University, participated in the cooperative education program by working at the Air Force Flight Dynamics Laboratory. His primary duties involved designing and testing the software used on the Continuously Reconfiguring Multi-Microprocessor Flight Control System (CRMMFCS) laboratory demonstrator. graduated from Wright State in December 1982 and accepted a position with the Flight Dynamics Laboratory. Since this time, he has been researching the areas of fault tolerance and parallel processing as applied to flight control and vehicle management systems. He currently is the program manager for the Advanced Multiprocessor Control Architecture Definition (AMCAD) in-house program. In September 1983, began the Master's program in Computer Engineering at Wright State.

L 11M t/C